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Abstract
Pipeline architectures are often considered in VLSI designs that require high throughput. The
draw-backs for traditional pipelined architectures are the increased area, power, and latency
required for implementation. However, with increased design effort, wave-pipelining can be
applied as an alternative to a pipelined circuit to reduce the pipeline area, power, and latency
while maintaining the original functionality and timing of the overall circuit. The objective of
this paper is the successful application of the theories of wave-pipelining in a practical digital
system. To accomplish this, the pipelined portion of an Multi-Channel Adaptive Differential
Pulse Code Modulation (ADPCM) Coder-Decoder (CODEC) is replaced with a wave pipeline
design.
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Chapter 1
Introduction
This chapter serves as an brief overview of the relevant topics in the research completed.
The theory of pipelined digital systems is reviewed in order to give a foundation for the fo-
cus of this paper, the theory of wave-pipelined digital systems. Also provided is a summary
of wave-pipelining theory and the Adaptive Differential Pulse Code Modulation (ADPCM)
coder-decoder (CODEC) design in which it is applied.
1.1 Pipeline Design
A fundamental and well explored concept used in the design of digital systems is pipelining.
Pipelining is a popular hardware design technique that takes advantage of parallelism. The
earliest example of an general-purpose pipelined computer was seen in 1959 in the form of
the IBM 7030 [1]. By the early 1960’s, the use of pipelining for application specific designs
was widespread as a consequence of a large scale Department of Defense movement [2].
The key benefit of utilizing a pipeline design is the increased computation rate, or through-
put, available. For a computational task, throughput is typically increased by reducing the time
at which it takes to complete said task. Pipelining increases throughput by increasing the num-
ber of tasks that can be executed in parallel and therefore increasing the number of tasks that
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can be computed concurrently, otherwise known as increasing bandwidth. The throughput of
a pipelined system is determined by the maximum rate at which the pipeline can operate.
The nomenclature of the term “pipeline” provides insight into its ability to perform parallel
computations. Drawing an analogy from the real-world, the theory behind a digital pipeline
system closely resembles that of an assembly line. Given a computation or assembly divided
into a series of operations, each operation can be preformed concurrently on separate but iden-
tical tasks. For example, consider the task of assembling a car. The process of assembling this
example car involves installing the engine, installing the transmission system, and installing
the interior. Each operation requires 1 hour to complete, is dependent on the completion of the
previous task, and can only be worked on by a single worker due to limited space. With these
parameters, the latency of the assembly is 3 hours and the resultant throughput is 1 car every
3 hours, or 1/3 cars per hour. Now consider a car assembly line, where a worker is assigned
to each step in the assembly process. Once a worker completes the installation of the engine
another worker can begin the installation of the transmission while the original worker begins
the assembly of the next car. In a fully saturated assembly line, every worker is occupied with
a different installation. In this example, a saturated car assembly line would have a throughput
of 1 car per hour. If the assembly line is considered as a black box system, after the first car, it
would seem as if each car entering the assembly line is completed in a single hour. While the
latency for a single car remains three hours, the assembly line provides the illusion of a one
hour latency. In this example, the assembly line is able to provide a throughput enhancement
three times the original process at the cost of two additional workers.
Returning from the analogy, consider a digital system that requires T seconds to complete
a computation. It would have a latency of T seconds and a throughput of 1/T computations
per second. If the computation could be split into N logic stages, then a N-stage pipeline can
be implemented, with each stage requiring T/N seconds to complete. The pipeline would be
able to process N inputs in parallel once the pipeline is saturated. The latency of a single task
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Figure 1.1: N-Stage pipeline.
would remain T seconds. However, with an efficient design an output would be available every
clock cycle, or every T/N seconds. The throughput of the system is now N/T computations per
second, N times the original system throughput. Fig. 1.1 demonstrates how a N-stage pipeline
is represented in hardware. Stages are defined by the combinational logic while the storage
elements are comprised of registers. The design is comprised of stages (“Stage 1”, “Stage 2”,
etc) sandwiched between registers (“REG”), with input and output registers at the beginning
and end of the system.
There are many factors that must be considered when designing a pipelined system. First,
consider the data being processed. Pipeline designs are well suited to algorithms that receive
a continuous and consistent flow of input data that takes advantage of the high throughput
available [3]. Large scale data processing is a task that can benefit from a pipeline design.
Systems that handle large scale data processing typically have the following qualities [2]:
1. The throughput of the system is more important than the latency required to compute a
single item.
2. Fast I/O processing is required to prevent a buildup of data.
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3. Performance is due to a high degree of parallelism.
4. The system is synchronous.
The second factor that must be considered is if the algorithm being interpreted is suitable
for pipelining. Given an algorithm to be implemented in hardware, a common method for
pipeline design is to divide the algorithm into distinct computations. Pipelining is most suited
to algorithms that can be separated into consistent and ordered stages [3, 4]. The divided
algorithm is split in hardware by registers. The registers are used to synchronize all stages
against the clock [2, 5, 6]. Besides following the order of the original algorithm, the flow of
data through the logic stages should follow the following guidelines [4, 6].
• If a logic stage is not the last of the pipeline, the output of that stage is required to be
the input to another stage.
• While feedback is allowed to a certain degree, no loop should exist within a pipeline.
In addition to the algorithm itself, the input and output structures must be considered. An
efficient synchronous pipeline can receive an input and have a valid output at the beginning
of each clock cycle. Fig. 1.2 shows the flow of data through an example 6-stage pipeline.
Each stage performs a logic manipulation of the input data coming from the register preceding
it and outputs to the register following it. By inputting and latching data on the same clock
edge, each logic stage can receive a new input every clock cycle without losing the data of
the previous clock cycle. In a pipeline, multiple tasks are executed in parallel by allowing a
computation to start before the previous computation has been completed. It can be seen in
Fig. 1.2 that in a 6-stage pipeline there are 6, tasks processing concurrently. The latency for
each task is 6 clock cycles, but as previously explained, the latency between outputs is only 1
clock cycle.
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Figure 1.2: Example: 6-Stage pipeline data flow diagram.
The maximum clock rate of a pipeline system is determined by the stage with the largest
latency, also referred to as stage delay. As each stage only has one clock period to complete
its operation, the clock period must be as long in time as the slowest stage in the pipeline.
Therefore, the maximum theoretical clock rate is the reciprocal of the largest stage delay. The
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effectiveness of a pipeline increases as the total level of logic distribution between the stages is
balanced [4]. Stages are balanced when the total propagation delay of the system is distributed
through each stage to be as similar as possible. Balancing of stages can be done by breaking
down the algorithm into additional stages, reducing the discrepancy between the lowest and
highest stage delay. In theory, a pipeline design can operated at N-times the computational
rate of its non-pipeline equivalent [2–4, 6]. However, due to path uncertainties, process vari-
ations, and operation variations it is only possible for a pipeline to achieve rates below that
level [6]. Increasing the number of stages can increase the bandwidth and throughput of
the system, however, the designer must consider the impact of the registers between stages
[3, 4]. Properly designed, the cost to implement a pipeline is small, mostly due to the cost
of added registers. This is perhaps one of the more attractive benefits of utilizing pipelining
over other parallel computing techniques as the relationship between performance and cost
is non-linear [6]. The design is not without its drawbacks which become more apparent the
larger the pipeline becomes. As the number of stages in the pipeline increases the number of
synchronization elements increase accordingly. The associated cost becomes increased area
and power consumption. In addition, the clock overhead (i.e., setup time, hold time, and clock
skew impact) increases as well. If a pipeline is over-divided, its clock rate becomes further
removed from its theoretical maximum rate due to the increased clock overhead. Designers
must be conscientious of these issues when designing a pipeline.
1.2 Wave Pipeline Design
Thus far, the focus has been centered on pipeline digital systems in order to provide a founda-
tion for the research on wave pipeline digital systems. While the use of wave-pipelining has
been seen as early as 1967, in the floating point unit of the IBM 360/91[7], the theory of wave-
pipelining first began as the concept of a “maximum-rate pipeline” [6, 8]. A maximum-rate
pipeline is not achievable using conventional pipelining. However, by removing the intermedi-
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ate registers within a pipeline, a wave pipeline becomes a close realization of a maximum-rate
pipeline.
The key benefit wave-pipelining has over conventional pipelining is its ability to increase
the clock rate of a pipeline past the reciprocal of the largest stage delay without resorting
to increasing the number of stages. In addition, by removing intermediate registers, wave-
pipelining can reduce the clock load of a circuit as well as the associated area and power while
maintaining the timing of the circuit. Another difference between conventional and wave
pipelines is the relationship between clock rate and path delay. While the maximum clock rate
of a wave pipeline still depends on the largest path delay as it does for conventional pipelines,
it also depends on the smallest path delay. The maximum clock rate for a wave pipeline is
determined by the difference between the largest and smallest path delays [5, 6], also known
as the maximum path delay difference.
Due to the lack of intermediate registers, the synchronization of signals in a wave pipeline
is accomplished by manipulating the timing of signals. The timing of paths are adjusted
to ensure correlated signals arrive when they are required. The two techniques used in path
balancing are rough tuning and fine tuning. Both techniques can generate a functional pipeline
but usually both are required to achieve optimal designs. Complete details of wave-pipelining
are discussed in Chapter 2.
1.3 Multi-Channel Adaptive Differential Pulse Code Modu-
lation CODEC
ADPCM is typically used in telecommunications for long distance communication, allow-
ing voice communication with acceptable fidelity while addressing bandwidth limitations. A
key concern in long distance communication is maintaining bandwidth usage and maintaining
voice fidelity. By reducing the bandwidth of signals being transferred, usable network capac-
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ity is increased, allowing more signals to be transferred simultaneously. At the same time,
reducing the bandwidth of a signal reduces the amount of information carried by that signal.
In 1972, the Telecommunication Standardization Sector (ITU-T) of the International Telecom-
munication Union (ITU) released the G.711 recommendation [9]. The G.711 recommendation
documented the use of two Pulse Code Modulation (PCM) companding algorithms. PCM is a
simple method of sampling, quantizing and encoding a voice sample. The G.711 recommen-
dation provided the two logarithmic quantization schemes, referred to as A-law and µ-law, for
the purposes of non-uniform quantization. The two schemes convert a 14-bit uniform code
word into an 8-bit compressed code word. However, even using non-uniform quantization
methods, PCM is not the most efficient method for telephony applications if bandwidth is a
concern. The ADPCM scheme is more effective in reducing bandwidth and can decrease the
required bandwidth by a factor of two without a noticeable loss in voice quality. The ITU-T
G.726 recommendation was released in 1990 and provides the details required to implement
a Multi-Channel ADPCM CODEC (MCAC), including detailed block diagrams and the arith-
metic operations each system block is required to complete [10, 11]. The details of the MCAC
architecture are discussed in Chapter 3.
The MCAC is relevant to the research completed because a portion of the system within
the adaptive predictor and reconstructed signal calculator, is pipelined. The work completed
in this research replaces the pipeline with a wave pipeline. The pipeline design was shown
to be effective due to its compatibility with the I/O data and algorithm of the system. The
consistency of the I/O data is suitable for a pipeline implementation as the encoder receives
a continuous 64 kbps PCM input data stream and outputs a ADPCM data stream between
40 and 16 kbps, depending on the selected rate. Intuitively, the decoder acts oppositely and
takes the ADPCM data as an input and outputs the PCM data stream. In addition, the filter
algorithms implemented in hardware are easily broken down into individual combinational
logic stages, as is required for a pipeline. In telecommunication networks, Quality of Service
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(QoS) is an important characteristic of a network which improves with higher throughput [12].
The pipelined portion of the MCAC was implemented in order to establish a large throughput
in an attempt to achieve higher QoS.
1.4 Objectives
In this research, the pipelined portion of the MCAC is replaced with a wave pipeline. The goal
of the work completed is to successfully apply the theory of wave pipelining in a practical
digital design of real world significance. In this paper, the process of replacing a conventional
pipeline design with a wave pipeline is discussed. In order to accurately document the process,
the following steps in the design process are detailed in this paper: design, implementation,
and verification. The hope was to achieve a maximum-rate pipeline by using knowledge of the
system and of wave pipelines. However, the implementation shown only utilizes rough tuning
for path balancing. While the resultant wave pipeline is functional it is not an optimized wave
pipeline. Future work required to complete the wave pipeline is also discussed. The structure
of the paper is as follows:
• Chapter 2: This chapter explains the theory behind wave pipelines.
• Chapter 3: This chapter describes the ADPCM pipeline design from which the wave
pipeline implementation is based.
• Chapter 4: This chapter describes the design, implementation, and verification of the
ADPCM wave pipeline design.
• Chapter 5: This final chapter provides a discussion of the work done, any future work,
and concluding thoughts.
Chapter 2
Wave Pipelines
This chapter reviews the theory of wave-pipelining on which the works discussed in later chap-
ters is based upon. Using conventional pipeline theory as a foundation, the timing constraints
of a wave-pipeline are derived. The design challenges of implementing a wave-pipeline are
outlined along with the two main implementation techniques: rough and fine tuning.
2.1 Wave Pipeline Theory
When adopting a wave pipeline design over a conventional pipeline the goal is to maintain the
timing benefits while mitigating the area, power, and clock overhead penalties. This is accom-
plished by removing the synchronization elements within conventional pipelines, the interme-
diate latches and registers. Without the overhead of the registers impacting the pipeline, wave
pipelines are able to achieve clock rates of a maximum-rate pipeline.
In wave-pipelining, “wave” refers to the wave of logic signals that propagate through the
pipeline. In conventional pipelines, signals common to one group of input data are separated
from signals common to another with synchronization elements interspersed between combi-
national logic. Despite signals reaching the next stage at different times they are synchronized
every clock period at each register. Common signals are synchronized with one another as
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well as separated from the previous signals in the next stage of combinational logic as well as
the next group of signals in the previous stage.
Without intermediate registers, the logic gates within a wave pipeline must act as the syn-
chronization elements [8]. Stages in a wave pipeline are not distinctly separated in hardware.
Wave pipeline stages are identified by internal nodes. Internal nodes are points in the pipeline
that require signals to be synchronized before propagating further through the logic. If signals
are not synchronized at these internal nodes the functionality of the remaining pipeline is not
guaranteed. Internal nodes are further discussed in Section 2.2.1.
To enable synchronization via gates, all paths within a stage must share the same path
delay. When all paths of a stage are balanced with one another, a wave of signals take the
same time to propagate from the input to the output of the stage, enabling the wave to do
the same in the next balanced stage. If all stages are balanced, the wave continues until they
are clocked by the output register. If at any point in a wave pipeline a stage is not balanced,
delay differences between the signals accumulate as they propagate. As the signals continue,
the delay differences become too great and the combinational logic begin to generate invalid
signals that will render the pipeline non-functional. Compared to a conventional pipeline,
wave pipelines requires significantly more attention regarding net data.
2.2 Clocking Wave Pipelines
The theoretical maximum rate of a wave pipeline is determined by the maximum number of
waves, N, that can propagate within the pipeline concurrently. The goal is to maximize clock
rate for a given N by limiting the constraining factors, primarily path delay differences. The
definitions below are used in the derivation of timing constraints for a wave pipeline.
• TMIN : Minimum propagation delay of pipeline.
• TMAX : Maximum propagation delay of pipeline.
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• TCLK: Clock period of the pipeline.
• TSETUP: Setup time for a register
• THOLD: Hold time for a register.
• TREG : Propagation delay of a register.
• TSKEW : Uncontrolled clock skew.
• TDELAY : Intentionally inserted clock skew between input and output register.
It is assumed that all registers share the same TSETUP, THOLD, TREG, and TSKEW values. All
derivations are assuming edge-triggered registers and worst case parameters.
2.2.1 Timing Constraints
The clocking of a wave pipeline requires an understanding of clocking conventional pipelines.
The maximum clock rate for a conventional pipelines is constrained by the longest path. The
minimum clock period for a conventional pipeline must be equal or greater than the longest
path delay of any stage. This is represented by Eq. 2.1. This ensures all stages are allotted the
required amount of time to generate the correct outputs before being clocked by their output
registers. If this condition is not met, not only do the registers fail to store the correct data, the
next wave of data overwrites the incompletely generated data from the previous stage.
TCLK ≥ TMAX +TSETUP+THOLD+(2∗TSKEW ) (2.1)
Ideally, the maximum clock rate is only dependent on the path delay, however register over-
head must also be accounted for. For this reason Eq. 2.1 accounts for the hold time and clock
skew of the input register as well as the setup time and clock skew of the output register for
the stage with the largest delay. The relationship described by this equation is demonstrated in
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Figure 2.1: Conventional pipeline data flow diagram.
the data flow graph shown in Fig. 2.1. The graph is loosely based off the example pipeline in
Fig. 1.1. The x-axis represents path delay while the y-axis represents logic depth. Each stage
consist of combinational logic that can have differing logic depth and path delay. For simplic-
ity all logic depth is set to the same level and variety between stages is represented solely by
path delay. The combinational logic within “Stage 2” has the largest path delay, determining
the smallest clock period. Despite all other stages requiring less time to complete, the clock
period must be long enough to accommodate the worst case scenario of “Stage 2”.
Eq. 2.1 does not apply for wave pipelines. Without intermediate registers, the timing of
a circuit goes beyond determining the maximum path delay. In the following section the two
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constraints required to determine the proper clocking of a wave pipeline are discussed.
In order for a wave pipeline to operate correctly, the timing of the clock must allow the out-
put data to be clocked before the arrival of the next wave of data at the output. The constraints
required to meet this condition are referred to as register constraints. Register constraints pre-
vent wave collision at the output of the pipeline but not within the pipeline. Internal node
constraints ensure that waves do not collide at points within a pipeline, referred to as nodes.
Refer to Fig. 2.2 for the derivation of the register and internal node constraints below, which
summaries the work done by Burleson et al., 1998[8].
Introduced in Chapter 1, the parameter N represented the number of stages in a conven-
tional pipeline. Similarly for wave pipelines, it represents the degree of wave-pipelining. It
is the minimum number of clock cycles required for a wave to propagate through the wave-
pipeline before being latched by the output register. The time, TL, represents the latency of the
pipeline. It consists of the of time required for a wave of data to travel from input to output
register and then be latched. In case the input register clock signal is not synchronous with
the output register clock, any intentional skew is accounted for using TDELAY . With the pa-
rameters N and TL known, the time required for data to propagate from input to output can be
determined using Eq. 2.2.
TL = N ·TCLK +TDELAY (2.2)
Now the derivation of the wave pipeline constraints.
1. Register Constraints:
(a) Latest data must arrive early enough to be latched by output register at the Nth
clock cycle, this constraint establishes the lower bound on TL. This time is deter-
mined by the latest time required for the data to propagate through the logic while
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Figure 2.2: Wave pipeline data flow graph.
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accounting for the register overhead as shown in Eq. 2.3.
TL > TMAX +TREG+TSETUP+TSKEW (2.3)
(b) Earliest data must arrive after the clocking of the previous wave of data to prevent
interference. This constraint establishes the upper bound on on TL as shown in Eq.
2.4.
TL < TMIN +TCLK +TREG− (THOLD+TSKEW ) (2.4)
Combining the two boundary equations Eq. 2.3 and Eq. 2.4 results in the Eq. 2.5. This
resulting equation describes a maximum-rate pipeline [6].
TCLK > (TMAX −TMIN)+(TSETUP+THOLD+(2 ·TSKEW )) (2.5)
Eq. 2.5 shows that the two limiting factors are the difference between the minimum and
maximum path delays (TMAX −TMIN) and register overhead (TSETUP+THOLD+(2 ·TSKEW )).
2. Internal Node Constraints:
Let x be a node within the combinational logic of a wave pipeline. The parameters
tMAX (x)and tMIN (x) represent the maximum and minimum propagation delays from
input to node x. Similar to the relationships described by the register constraints, the
clock period must be long enough to allow a logic wave to reach the node x and then
propagate through the node. The time TSETUP(x) represents the time the wave must
remain stable to propagate through the node x. The clock skew is associated with the
input register. The resultant internal node constraint is described by Eq. 2.6.
TCLK ≥ (tMAX (x)− tMIN (x))+TSETUP (x)+TSKEW (2.6)
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Eq. 2.5 and Eq. 2.6 are used when designing a wave pipeline to determine the maximum
clock rate of the design. Internal node constraints are applied at nodes that rely on signals
generated by a previous portion of the pipeline rather than the input data. For example, if a
adder block within a pipeline requires operands that are generated previously by the pipeline
than that input can be considered an internal node. Waves of data cannot be allowed to collide
at that point or else the output of the adder is corrupted. Knowing the latency and clock rate
of the system, the number of waves that can exist within the wave pipeline simultaneously can
be calculated using Eq. 2.2.
N =
TL−TDELAY
TCLK
(2.7)
2.2.2 Valid Clock Intervals
The relationships described by the clocking constraint equations suggest that all clock rates
above the minimum value results in a functional wave pipeline. However, further exploration
reveals that the region of functional clock rates consists of a finite amount of disjoint sets
[13, 14]. This is a disadvantage for wave pipeline designs as the clock period of a wave
pipeline is not easily changed as shown below.
Replacing TL in Eq. 2.3 and Eq. 2.4 with Eq. 2.2 results in the inequality shown below.
TREG+TMAX +TSETUP+TSKEW < N ·TCLK +TDELAY < TCLK +TREG− (TSKEW +THOLD)
(2.8)
Using the two substitutions in Eq. 2.9 and Eq. 2.10, the inequality in Eq. 2.8 can be simplified
to the inequality shown in Eq. 2.11.
DMAX = TREG+TMAX +TSETUP+TSKEW −TDELAY (2.9)
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DMIN = TREG+TMIN−TSKEW −THOLD−TDELAY (2.10)
TMAX
N
< TCLK <
TMIN
N−1 (2.11)
The discontinuity is revealed for different values of N. NMAX is the theoretical maximum
number of waves within a pipeline, which is dependent on the system.
TMAX
2
< TCLK < TMIN for N = 2
TMAX
3
< TCLK <
TMIN
2
for N = 3
· · ·
TMAX
NMAX
< TCLK <
TMIN
NMAX −1 for N = NMAX
It can be seen for any value of N < NMAX the valid intervals of clock periods are disjoint
sets. For example, given N = 2 and N = 3, the intermediate bounds, TMIN and TMIN2 , are
discontinuous. The importance of this is reflected in the operation of a wave pipeline. A wave
pipeline designed to operate at a specific clock rate will not be able to work at another clock
rate if the corresponding clock period does not fall within an valid clock region.
2.3 Design Challenges
The following design challenges must be considered when designing a wave pipeline.
• Minimizing path-delay differences
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Ideally, all paths within a wave pipeline share identical path delays. If path delay dif-
ferences exist and are large enough, then the amount of time in which the wave is valid
is decreased as shown in Eq. 2.5, Eq. 2.6, and Eq. 2.8. Paths with differing delays can
cause the individual logic signals of a wave to fall out of sync. Functionality of a wave
pipeline depends on how sensitive the design is to path delay differences. If path delay
differences are large enough, then the wave pipeline becomes inefficient and ineffectual.
Practically, there are bound to be differences in path delays but it is possible to minimize
these differences using two techniques (rough and fine tuning) described in Section 2.4.
• Minimizing Uncontrolled Clock-skew
Uncontrolled clock skew has a similar impact as path delay differences on clock rate.
As observed from Eq. 2.5 and Eq. 2.6 uncontrolled clock skew can limit clock rate.
• Minimizing Sampling Time
The sampling time of registers and latches must be small due to the high clock rates a
wave pipeline can operate at. This requires special consideration of the intrinsic delays
of the storage elements as well as their setup and hold times. The goal is to reduce the
percentage of time within a clocks cycle dedicated to sampling input and output data.
• Minimizing Rise Time and Fall Time
It is also necessary to consider the impact of the gates comprising the pipeline. It is
important to consider gates with fast rise and fall times in order to achieve the fastest
possible design. The fan-out of the gates must be kept small to reduce capacitance, or
gate delay. Similarly, interconnect distances must be considered for the same reason.
2.4 Tuning Techniques 20
2.4 Tuning Techniques
As previously introduced, rough and fine tuning are the two techniques used in minimizing
path delay differences, or in different words, balancing the delay of paths. Both techniques
can convert a design into a functioning wave pipeline and using both techniques is optimal
[15, 16]. The two techniques compliment one another, helping to minimize the draw-backs
of the other. Utilizing rough tuning inherently increases the area of the design, therefore it is
important to minimize the amount of delay added by using fine tuning. Fine tuning increases
power consumption as the amount of delay it must match is increased, therefore it should be
employed only when necessary. Typically the process for using both tuning techniques is as
follows:
1. Optionally, prior to place-and-route, fine tuning can be applied using estimated capaci-
tance loads.
2. Rough tuning is performed to account for any delay imbalances.
3. Fine tuning is performed after place-and-route when capacitance values can be extracted
from the layout.
2.4.1 Rough tuning
Rough tuning a path is the act of inserting delay elements within a path to extend its total
path delay [17]. The delay elements take the form of non-inverting buffers or inverter chains.
The effectiveness of using only rough tuning depends on the resolution of the delay elements.
While employing rough tuning it is important to minimize the total number of delay elements
inserted, which in turn minimizes the total amount of power and area added. Ideally, rough
tuning is not required and some sections can be balanced only using fine tuning. However,
designs that have larger path delay differences typically require rough tuning.
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A common technique for solving the problem of rough tuning is to apply a simplified delay
model [15, 17, 18]. First, the following assumptions are made about the gates of the pipeline.
1. The propagation delay from any input is identical to one another.
2. The rise and fall delay are assumed identical.
3. A propagation delay is associated to each output, the delay from any input to said output.
Circuits are represented as a direct acyclic graph (DAG) to represent connectivity and causality
between nodes in a circuit. Nodes of the DAG are used to represent both gate inputs and gate
outputs. There are two directed lines, or arcs, that can emanate from a node. Both arcs
represent an I/O dependency. The first arc represents the dependency within a gate, while its
length represents the propagation delay. The second arc represents the dependency between
gates while its length represents the delay of inserted delay elements. The length of the first
arc is known while the length of the second one is the unknown variable being solved for. Fig.
2.3 provides an example of a rough tuning DAG constructed for a simple circuit.
The method for constructing a rough tuning DAG is as follows:
1. Create input and output nodes
(a) output nodes are assigned to both the inverting and non-inverting outputs of each
gate.
(b) input nodes are assigned to the inputs to each gate for each input.
2. Create arcs(i, j) where 1≤ arcs≤ max(arcs)
(a) Type I arcs symbolize internal propagation delays. The node i is an input node
while node j is the output node in the same gate.
(b) Type E arcs symbolize external delays from delay elements. The node j is an input
node which is a direct fanout of the output node i.
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3. Define arc weights
(a) The weight of type I arcs, D [n], indicates the known propagation delay (D [n]≥ 0)
with in gate from input node i to output node j.
(b) The weight of type E arcs, W [n], indicates the required propagation delay (W [n]≥
0) to be inserted between output node i and input node j. All weights, W [n], are
initialized to zero.
4. Create source and sink nodes, N and S, to connect primary input and output nodes using
type E arcs.
Rough tuning attempts to balance circuits by inserting delay in the paths represented by
type E arcs. The simplified algorithm is as follows (more details can be found in the works of
Wong et al., 1993 [15]):
1. Generate a DAG of the circuit to be balanced to represent the system.
2. Determine the longest path from the source.
3. Balance all paths according to the identified longest path.
4. Determine the minimal amount of delay elements required to balance paths.
5. Insert delay elements into design.
The following technique is called re-padding [19]. Re-padding is utilized to fulfill step 4 of the
above algorithm. If delay is inserted entirely on a single size of a gate, determine if the delay
can be partially or entirely shifted to to the other size. Re-padding is effective if the amount
of wires is less on the opposite side, reducing the total amount of delay elements required if
the delay is moved to this side. This technique can also be applied in the opposite direction if
applicable.
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Figure 2.3: Example of directed acyclic graph representation of a simple circuit.
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2.4.2 Fine tuning
Fine tuning is the act of adjusting the size of output driving transistors to manipulate the prop-
agation delay through a gate [16]. This method is most effective for small delay adjustments
because of the minute delay adjustments possible. In a CMOS gate, the delay is proportional
to its output load capacitance. To adjust the load capacitance the following three factors must
be controlled. In order to accurately control these attributes designers can take advantage of
circuit simulators.
1. The gate-input capacitance of the driven gates.
2. The interconnect capacitance of the driving gate.
3. The diffusion capacitance of the driving gate.
The key concern when utilizing fine tuning is to ensure the driving gate transistor size op-
timizations result in equal rise and fall delays. Gates with differences in rise and fall delay
affect the path delay differences of all paths that utilize those gates. By adjusting the P and N
ratio of the transistors the rise and fall delays can be equalized.
Fine-tuning is not utilized in the work completed in the rest of this document. Detailed in-
formation regarding fine tuning techniques can be found in the works of Talukdarr and Sridhar,
1996 [16] and Wong et al. [15, 17].
2.5 Summary
In this chapter the concept of wave pipelining was discussed to provide a background for the
work done in the following chapters. There are two relevant take-aways from the overview of
clocking a wave pipeline. First, special consideration must be given to the desired operating
frequency of the pipeline during initial design stages. As shown by Eq. 2.11, a wave pipeline’s
clock rate resists change. A wave pipeline is designed for a specific operating frequency and
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can be rendered nonfunctional if changed without adjusting the design. Secondly, minimizing
the constraints (TMAX −TMIN) and (tMAX (x)− tMIN (x)) must be a priority. The effect of path
delay differences on signals accumulates as signals pass through the pipeline. Unchecked,
path delay imbalances require an increased clock period. Two techniques commonly used to
optimize path delay differences were discussed. The first, rough tuning, is the main technique
utilized in the work shown in the following chapters. Rough tuning is used to length paths by
inserting delay elements in the form of non-inverting buffers. When utilizing rough tuning it
is important to minimize the amount of buffers used in order to reduce the total amount of area
introduced by the inserted delay elements. In Chapter 3 a practical application of the concepts
explored above will be demonstrated.
Chapter 3
Multi-Channel ADPCM CODEC
In this section, an overview of the Multi-Channel ADPCM CODEC (MCAC) introduced in
Chapter 1 is given. The design of the MCAC is based on the two International Telecommuni-
cation Union (ITU) standards G.711 [9] and G.726 [10].
3.1 Theory of Operation
The MCAC is comprised of a 32-channel encoder, 32-channel decoder, and configuration
interface. The 32 channels of audio samples are transmitted using the same signal by taking
advantage of time-division multiplexing as detailed in Fig. 3.6. The 32 channel encoder
converts a 64 kbps PCM code word channel input into a 40, 32, 24, or 16 kbps ADPCM
code word channel output. The G.711 recommendation outlines the 64 kbps PCM input that
the MCAC encoder receives. As defined in G.711, the sampling rate of the system is 8,000
samples per second and the output bit rate is 64 kbps. These rates are easily derived from the
maximum bandwidth of the voice band and the Nyquist sampling rate. A voice signal ranges
between 300 Hz and 3,400 Hz. Including guard-bands for isolation, the maximum bandwidth
of a voice signal is 4 kHz. Therefore, the minimum Nyquist rate is determined as follows to
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be 8 kHz, as is specified in the G.711 recommendations.
f s≤ 2 · f max = 2 ·4,000Hz = 8,000Hz
Therefore, 8 kHz is the smallest sampling rate for voice signals required to reproduce the
sampled signal without aliasing or any loss in fidelity. A visual representation is shown in Fig.
3.1, demonstrating the effect of sampling below, at, and above the Nyquist rate. The 64 kbps
bit rate is required to output the 8-bit PCM code words the companding algorithms generate
for each 8,000 samples per second.
Figure 3.1: Data sampling below, at, and above the Nyquist rate.
The operation of an ADPCM channel is summarized in Fig. 3.2, adopted from the work
done by Boddie et al, 1891 [20].
Figure 3.2: ADPCM CODEC transmitter and receiver configuration.
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3.2 Algorithm Overview
The G.711 recommendation also defines the two companding algorithms previously men-
tioned, A-law and µ-law. Companding algorithms reduce the bit rate required to send a PCM
code word by reducing the bits required to represent data. The human ear has an approximately
logarithmic response to sound [21]. This logarithmic response allows humans to discern sub-
tleties in low amplitude sounds. When encountering high amplitude sounds, the logarithmic
response prevents humans from being overwhelmed. This same logic can be applied to the
quantization of sound signals. Since the human ear is not as responsive to large amplitude
signals, more bits in a code word should be assigned to low amplitude signals.µ-law, used in
North America and Japan, takes a 14-bit signed signal sample and maps it to an 8-bit PCM
word. The algorithm for µ-law is shown in Eq. 3.1, where µ = 255, resulting in a signal-to-
noise ratio (SNR) of 37 dB.
Fµ (x) =
ln(1+µ|x|)
ln(1+µ)
(3.1)
A-law, used in Europe and most of the world, takes a 13-bit signal signal sample and
maps it to an 8-bit PCM word. The algorithm for A-law is shown in Eq. 3.2, where A =
87.6, resulting in a SNR of 37.5 dB. Compared to µ-law, A-law has a larger SNR. The SNR
difference between the two algorithms is negligible in most telephony applications.
FA (x) =

A|x|
1+ln(A) 0≤ |x| ≤ 1/A
1+ln(A|x|)
1+ln(A)
1/A≤ |x| ≤ 1
(3.2)
Regarding A-law and µ-law encoding, the G.711 recommendation also describes how to
convert between A-law 64 kbps PCM and µ-law 64 kbps PCM to support communication
between the countries that use the different encoding algorithms.
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Table 3.1: Bit Rates Supported by ADPCM CODEC
RATE BITS USAGE
40 kbps 5 Typically used to carry data modem signals at
either end of international communication
channels.
32 kbps 4 Preferred data rate for voice communication.
No significant degradation in perceived quality
of speech compared to original 64 kbps A- or
µ-law PCM.
24 kbps 3 Typically used for overload channels carrying
voice. Quality of speech is expected to be very
low when using this rate.
16 kbps 2 Typically used for overload channels carrying
voice. Quality of speech is expected to be very
low when using this rate.
3.3 Systems Overview
The ITU G.726 recommendation outlines the conversion of 64 kbps A-law or µ-law PCM
channel and 40/32/24/16 kbps ADPCM channel using the ADPCM transcoding technique.
ADPCM as recommended by G.726 supports four different ADPCM bit rates, shown in Tab.
3.1. The fastest bit rate, 40 kbps, is typically reserved for communication between modems for
long distance telecommunications. 32 kbps is the preferred bit rate for voice communication
as there is no noticeable loss in voice fidelity when converting from 64 kbps A- or µ-law
PCM. The last two bit rates, 24 kbps and 16 kbps are reserved for overload channels, where
the majority of voice samples hold large amplitudes and the quality of speech is not a concern.
The ADPCM CODEC is comprised of an encoder and decoder. A simplified block di-
agram illustrating the encoder’s operation is shown in Fig. 3.3. It can be observed that the
encoder uses negative feedback to compute the difference between the current sample and
previous sample. This operation constitutes the “differential” component in ADPCM. By only
quantizing the difference between samples the bits required to quantize the sample can be
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reduced. To reduce the impact on the SNR from DPCM, the encoder adaptively predicts the
next sample using the current quantized difference. If the next sample can be predicted, the
step size each bit represents in the quantized difference can be adjusted dynamically. This
is possible due to the nature of voice communication. During a typical conversation, voice
amplitudes do not vary rapidly. When communication costs are high, ADPCM is effective
at reducing bandwidth without significantly compromising voice quality. Looking at the bit
rates, ADPCM offers a comparable voice quality to to 64 kbps PCM at 32 kbps, cutting the
required bandwidth to half. When the voice channel is overloaded, the bandwidth can be
reduced up to a factor of 3 using 16 kbps ADPCM.
Figure 3.3: Simplified APDCM encoder block diagram.
The first operation of the encoder converts an 8-bit A- or µ-law PCM code word into an
uniform PCM code word. Then the difference between the uniform PCM code word and a
estimated signal is generated. According to the rate from Tab. 3.1 selected, the adaptive
quantizer uses a 31-, 15-, 7-, or 4-level quantizer to assign 5, 4, 3, or 2 bits to the calculated
difference signal. This quantized difference signal is the ADPCM code word. The quantized
difference is also passed through an inverse adaptive quantizer to produce a quantized
difference signal. The quantized difference signal is passed through an adaptive predictor to
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produce an estimate of the input signal’s positive feedback. The adaptive predictor than adds
the estimate signal and quantized signal to generate a reconstructed signal. The estimated
signal from the adaptive predictor completes the encoder calculation for the current sample.
A simplified block diagram illustrating the decoder’s operation is shown in Fig. 3.4. It can
be observed that the decoder uses the same form as the encoder. It can be observed that the
synchronous coding adjustment component is unique to the decoder.
Figure 3.4: Simplified APDCM decoder block diagram.
The first operation of the decoder produces an quantized difference signal from the 5, 4, 3,
or 2 bit ADPCM code word depending on the rate from Tab. 3.1. Using the same form as the
adaptive portion of the encoder, the decoder generates an 8-bit A- or µ-law PCM code word.
However, the last step of the decoder is an synchronous coding adjustment, which prevents
the accumulation of quantization error due to repeated coding between ADPCM and PCM
and vice versa. It is necessary to account for the continuous coding between ADPCM and
PCM that may be encountered during regular operation. The synchronous coding adjustment
is completed by adjusting the PCM output codes dynamically.
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3.4 System Architecture
As previously stated, the MCAC is comprised of an 32-channel encoder (enc), an 32-channel
decoder (dec), and a configuration interface (CONFIG_ INT). The top level block diagram
of the mcac with all inputs and outputs is shown in Fig. 3.5. Since the mcac supports 32
input channels for both the encoder and decoder, the channel clock must run at 2.048 MHz to
support 32 channels, each utilizing 64 kbps. Tab. 3.2 defines all inputs and outputs from the
mcac module. The configuration interface is used to provide rate (40/32/24/16 kbps) and law
(A-/µ-law) information of the 32 channels to be processed to the encoder and decoder. All rate
and law information must be present before the channel is processed or else the encoder and
decoder outputs will not reflect the desired rates and laws. The rate and law information are
stored in two 64 location 8-bit memories. The first memory block is assigned to the encoder,
with the MSB in the 7-bit addrs input used to distinguish between the encoder and decoder.
There exists more address locations than required to store the 32-channel configuration data.
There also exists more bits for the rate and law data than are required. This allows more
information to be assigned to the data being processed without affecting the operation of the
MCAC.
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Figure 3.5: Simplified block diagram of the top level mcac.
Shown are the inputs and outputs as well as the 32-channel enc, 32-channel dec, and
CONFIG_INT within the MCAC module. Tab. 3.2. documents all the inputs and outputs of
the system.
3.4.1 High-level Modules
Within the enc and dec modules there exists several high-level modules: the single channel
ADPCM encoder or decoder, the serial input module (TDM_SERIAL_IN), the serial output
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Table 3.2: MCAC System Inputs and Output Signals
SIGNAL I/O BIT WIDTH FUNCTION
reset Input 1 Active-high system reset
clk Input 1 System clock
test_mode Input 1 DFT test mode control signal
scan_enable Input 1 DFT scan enable signal
scan_in0 Input 1 DFT scan chain input
scan_in1 Input 1 DFT scan chain input
scan_in2 Input 1 DFT scan chain input
scan_in3 Input 1 DFT scan chain input
scan_in4 Input 1 DFT scan chain input
scan_out0 Output 1 DFT scan chain output
scan_out1 Output 1 DFT scan chain output
scan_out2 Output 1 DFT scan chain output
scan_out3 Output 1 DFT scan chain output
scan_out4 Output 1 DFT scan chain output
ENCODER
enc_s Input 1 enc PCM serial input
enc_s_clk Input 1 enc input channel clock
enc_s_fs Input 1 enc input channel frame sync
enc_i Output 1 enc ADPCM code word serial output
enc_i_clk Output 1 enc output channel clock
enc_i_fs Output 1 enc output channel frame sync
DECODER
dec_i Input 1 dec PCM serial input
dec_i_clk Input 1 dec input channel clock
dec_i_fs Input 1 dec input channel frame sync
dec_s Output 1 dec ADPCM code word serial output
dec_s_clk Output 1 dec output channel clock
dec_s_fs Output 1 dec output channel frame sync
CONFIGURATION INTERFACE
cs Input 1 CONFIG_INT chip select
ws Input 1 CONFIG_INT write strobe
rs Input 1 CONFIG_INT read strobe
w_data Input 8 CONFIG_INT write data bus
addrs Input 7 CONFIG_INT write address
r_data Output 8 CONFIG_INT read data bus
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module (TDM_SERIAL_OUT), the clock generator (CLOCK_GEN), and the encoder or de-
coder control unit (CU). In Fig. 3.8 a detailed block diagram of the enc module is shown while
in Fig. 3.9 a detailed block diagram of the dec module is shown. In both figures it can be ob-
served that enc and dec reuse the high-level modules TDM_SERIAL_IN, TDM_SERIAL_OUT,
CU, and CLOCK_GEN which all function to manipulate the 32-channel input data through the
single channel encoder or decoder.
• The clock generator is responsible for converting the input system clock into a system
clock (SYS_CLK) for all the modules within the module and a serial clock (enc_i_clk
for the encoder or dec_s_clk for the decoder). The serial clock is used to track the rate
at which the serial input arrives and the serial data out is generated. The system clock,
which runs much faster than the serial clock, is used to control the sequential elements
with the single-channel encoder/decoder. In addition, the clock generator regenerates
the output frame sync (enc_i_fs for the encoder or dec_s_fs for the decoder) to allow the
output data to be synced to the first channel of data. A representation of these signals
are shown in Fig. 3.6.
• The control unit controls all the serial in and serial out modules by tracking the 8-bits
of serial data that comprise the input parallel data. In addition, the control unit also
accesses the configuration interface to provide the single-channel encoder/decoder the
current rate and law for the data it is processing.
• The serial input module takes the serialized input data and converts it into a parallel data
word to be passed onto the single-channel encoder/decoder. This operation is detailed
in Fig. 3.7.
• The serial output module takes the parallel output data from the single channel en-
coder/decoder and converts it into serial output data when prompted by the control unit.
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Also observed in Fig. 3.8 and Fig. 3.9 is the configuration interface. The configuration inter-
face is on the same hierarchical level as the 32-channel encoder and 32-channel decoder but
was included in the block diagrams to demonstrate the interaction between them. The control
unit which uses the frame sync to track the channel being processed prompts the configuration
interface for the rate and law of that channel as externally programmed.
3.4.2 Mid-level Modules
The mid-level modules shown in Fig. 3.8 and Fig. 3.9 are combined to form the signal channel
encoder and decoder. Each block performs a part of the operation required to conduct ADPCM
encoding/decoding as previously shown in Fig. 3.3 and Fig. 3.4.
• Input PCM format conversion and Difference Signal Computation (IN_PCM)
– Converts an input signal from A-law or µ-law PCM to uniform PCM.
– Calculates the difference signal from the uniform PCM signal and the signal esti-
mate.
• Output PCM format conversion and Synchronous coding adjustment (OUT_PCM)
– Converts uniform PCM to A-law or µ-law PCM.
– Prevents cumulative quantization error for error free transmissions.
• Adaptive quantizer (ADAP_QUAN)
– Converts the difference signal from IN_PCM to a base 2 logarithmic representation
and scales it according to the scaling factor generated by the QUAN_SCAL_FAC_ADAP.
– Utilizes a 31-, 15-, 7-, or 4- level adaptive quantizer to compute the quantized
difference signal depending on the rates outlined in Tab. 3.1. This is the output
signal of the ADPCM encoder.
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• Inverse adaptive quantizer (I_ADAP_QUAN)
– Produces a quantized version of the difference signal from the scaling factor pro-
duced by QUAN_SCAL_FAC_ADAP.
– Converts the quantized difference signal from the logarithmic domain.
• Quantizer scale factor adaptation (QUAN_SCAL_FAC_ADAP)
– Computes the scaling factor for the ADAP_QUAN and I_ADAP_QUAN.
– For fast signals the scaling factor produces difference signals with large fluctua-
tions. For slow signals the scaling factor produces difference signals with small
fluctuations.
• Adaptation speed control (ADAP_SPED_CTL)
– Derives a controlling parameter based on the measure of the rate-of-change of the
difference signal values.
– Eliminates premature transitions for pulsed input signals by delaying the start of a
fast to slow state transition.
• Adaptive predictor and reconstructed signal calculator (ADAP_PRED_REC_SIG)
– Computes the signal estimate from the quantized difference signal.
– Uses two predictor structures to cater to a large variety of input signals.
* A sixth order filter used to model zeros in the input signal.
* A second order filter used to model poles in the input signal.
• Tone and transition detector (TON_TRAN_DET)
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– Used to drive the adaptive quantizer into a fast mode of adaptation when dealing
with signals originating from frequency shift keying (FSK) modems operating in
the character mode.
3.4.3 Low-level Modules
The low level modules combine to form the mid-level modules previously described. The
majority of the low-level modules are combinational logic used to compute the arithmetic
behind the encoder and decoder algorithms. However, two of the modules are sequential. Tab.
3.3 provides details regarding the low-level modules with which the mid-level modules are
comprised of. The delay block (DELAY) is essential to complete the multi-channel operations
of the MCAC. The delay block consist of a 32 sample FIFO, parameterized for the inputs of
the locations where it is instantiated. The 32 locations are used to store the state variables of
the the current channel being processed. The encoder/decoder control unit is responsible for
enabling the delay block. When the delay block is enabled, the current channel data is moved
into the FIFO. The second sequential logic unit is the pipelined module FMULT_ACCUM
discussed in Section 3.4.4.
3.4.4 FMULT_ACCUM Pipeline
The second sequential low-level module, FMULT_ACCUM, is a combined 6-tap and 2-tap
filter within the ADAP_PRED_REC_SIG. Originally, the G.726 recommendation outlined the
use of 8 FMULT computational logic modules and a single ACCUM module to complete the
two filter operations. The FMULT and ACCUM computational logic blocks were replaced
with a pipeline sequential logic architecture. Even though FMULT and ACCUM only account
for two of the 24 low-level modules, the filter structure contains 42.32% of the combina-
tional logic listed in Tab. 3.3. This is the reasoning for attempting to optimize the struc-
ture using a pipeline architecture. Fig. 3.4.4 shows the block diagram of the pipeline. The
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Table 3.3: Mid-Level and Low-Level Modules Metrics
MID-LEVEL MODULE LOW-LEVEL MODULE TOTAL CELL AREA [µm2] DATA ARRIVAL TIME [nS] TOTAL DYNAMIC POWER [µW]
IN_PCM
EXPAND 4231.180831 12.4695 0.0984
SUBTA 1177.545609 14.4236 0.0356
Total* 5408.72644 26.8931 0.134
ADAP_QUAN
LOG 2385.028799 12.6024 0.0537
SUBTB 818.294408 15.3105 0.0254
QUAN 2348.438431 14.7182 0.0312
TOTAL* 5551.761638 42.6311 0.1103
I_ADAP_QUAN
RECONST 2059.04163 13.9179 0.0352
ADDA 765.072007 15.2661 0.0248
ANTILOG 1390.435209 16.093 0.0177
TOTAL* 4214.548846 45.277 0.0777
QUAN_SCAL_FAC_ADAP
FUNCTW 1546.77602 15.7408 0.0379
FILTD 2072.347217 13.9538 0.06
LIMB 276.091203 16.356 0.00794
DELAY 34301.83799 13.6539 1.466
FILTE 2787.523229 12.522 0.0813
MIX 8781.69613 6.6669 0.516
TOTAL* 49766.27179 78.8934 2.16914
ADAP_SPED_CTL
FILTA 1250.726411 14.6022 0.0318
FILTB 1400.414412 14.1013 0.0342
FILTC 994.593608 15.0595 0.0226
FUNCTF 708.523209 16.3267 0.015
LIMA 79.833601 17.2596 0.00155
SUBTC 2331.806413 12.5839 0.071
TRIGA 133.056002 17.1605 0.0277
DELAY 34301.83799 13.6539 1.466
DELAY 34301.83799 13.6539 1.466
DELAY 34301.83799 13.6539 1.466
TOTAL* 109804.4676 148.0554 4.60185
ADAP_PRED_REC_SIG
FMULT_ACCUM 219698.7481 6.3062 9.075
ADDB 2102.284817 12.6966 0.056
ADDC 2175.465621 12.4392 0.0516
DELAY 34301.83799 13.6539 1.466
FLOATA 1560.081597 14.495 0.0251
FLOATB 2481.494408 12.0384 0.0536
LIMC 269.438403 16.5864 0.00813
LIMD 2651.140812 11.6554 0.0553
TRIGB 212.889603 16.9021 0.00458
UPA1 2651.140826 12.7946 0.0579
UPA2 4364.236838 11.7408 0.107
UPB 3382.948832 13.2447 0.0648
XOR 26.6112 17.4499 0.000696
TOTAL* 275878.319 172.0032 11.025706
TON_TRAN_DET
DELAY 34301.83799 13.6539 1.466
TONE 63.201601 17.1583 0.000872
TRANS 3133.468827 11.1411 0.0491
TRIGB 212.889603 16.9021 0.00458
TOTAL* 37711.39802 58.8554 1.520552
OUT_PCM
COMPRESS 4713.508852 7.056 0.0971
EXPAND 4231.180831 12.4695 0.0984
LOG 2385.028799 12.6024 0.0537
SUBTA 1177.545609 14.4236 0.0356
SUBTB 818.294408 15.3105 0.0254
SYNC 5441.990463 13.1452 0.00873
TOTAL* 18767.54896 75.0072 0.31893
*Note: the metrics provided only reflect the individual low-level modules, they do not account
for interconnection between modules.
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FMULT_ACCUM design shown in Fig. 3.10 has achieved operating frequencies of at least
200 MHz in gate-level simulations using 180 nm TSMC technology.
There exists 8 instantiations of FMULT and 7 16-bit adders. Each FMULT takes a 16-
bit and 11-bit input and multiplies them to generate partial signal estimates. The registers
B1_REG, B2_REG, ..., B6_REG hold sixth order predictor coefficients while the registers
DQ1_REG, D2_REG, ..., DQ6_REG hold the quantized difference signals. The registers
A1_REG and A2_REG hold second order predictor coefficients while the registers SR1_REG
and SR2_REG hold the reconstructed data signals. The TDM_SERIAL_IN module sends a
“GO” signal at the positive edge of the clock to start the pipeline. The outputs of FMULT
from the input pairs form the parts of the partial signal estimate and signal estimate stored in
registers SEZ_REG and SE_REG.
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Chapter 4
Wave-Pipelined WAVE_FMULT_ACCUM
In the following section the work encompassing the design, implementation, and verification
of the wave-pipelined WAVE_FMULT_ACCUM module within the MCAC is discussed. The
design process of a wave pipeline requires metrics that are normally not determined until the
implementation process. The relationship between the design process and implementation
process require both to be executed concurrently as shown in Section 4.2. The simulations
and verification completed are discussed in Section 4.3.
4.1 Tools
The design of the WAVE_FMULT_ACCUM wave pipeline was done at the Register-Transfer
Level (RTL) using the Verilog Hardware Description Language (HDL).
• Logic synthesis was completed using Synopsys® Design Compiler.
– The standard cell library used for gate level synthesis was the TSMC 0.18m Pro-
cess 1.8-Voltage SAGE-X Standard Cell Library [22].
• Simulations were completed using the Incisive tool suite from Cadence® Design Sys-
tems, specifically the simulation engine NC Sim and its GUI waveform viewer compan-
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ion SimVision.
• The balancing of the wave pipeline design was done using scripts and tools written
specifically for the following experiments. Said tools are presented in Appendix A.
– balance_tool.py contains a script that balances FMULT as shown in Section 4.2.1.1.
The script gathers the static timing analysis data from synthesis reports of all the
paths within FMULT and generates the correct delay elements for a given clock
period.
– balance_tool_wave.py contains a script that balances WAVE_FMULT_ACCUM as
shown in Section 4.2.3. The script gathers the static timing analysis data from
synthesis reports of all the paths within FMULT and generates the correct delay
elements for a given clock period.
4.2 WAVE_FMULT_ACCUM Design and Implementation
The finalized wave-pipelined WAVE_FMULT_ACCUM module is shown in Fig. 4.1. The
design is adopted from the original conventional pipeline design FMULT_ACCUM shown in
Chapter 3. The key differences are highlighted in the following sections. The input of the
system are 8 11-bit and 8 16-bit registers. An active high “GO” signal is used to enable the
registers at the positive edge of the clock. The output of the system is the two 15-bit registers
that are enabled every clock edge. The design is comprised of two combinational logic mod-
ules, FMULT and CSA, along with two delay modules, DEL_FMULT and DEL_CSA. The
delay modules are used to balance the worst-case paths of the wave pipeline. Priority was
given to gathering and finalizing the path-delays of the FMULT and CSA modules in order to
determine the optimal path structures of the entire wave pipeline. In the rest of this section the
various modules and their functionality are discussed.
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4.2.1 FMULT Module
In the conventional pipeline FMULT_ACCUM, the FMULT module consisted of sequential
logic. This design was no longer feasible with the removal of intermediate registers. The
FMULT module was remodeled completely using combinational logic so it can be used in
the wave pipeline. The balancing of the paths introduced by the new FMULT design are the
key to the clocking of the entire wave pipeline. The FMULT combinational logic contains
many internal nodes that must be accounted for. Certain paths depend on the data propagated
by other paths in order to generate the correct values. The internal nodes are derived from
the FMULT algorithm described by G.726 [10]. The relationship between the logic is shown
in Fig.4.2 in the form of a block diagram. Since each FMULT instance is identical, the “-
n_REG” notation indicates the instance of the input register matching the preceding name.
Subsequent “n” notations indicates a signal related to the input signal chosen. For example,
“An_REG” can be interpreted as “A1_REG”, the first input register. If so, the remaining
signals are interpreted as “A1MAG”, “A1S”, etc.
As shown, internal nodes exist at the junction between logic blocks. For example, a inter-
nal node exists at the junction connecting AnEXP, SRnEXP, and WAnEXP because WAnEXP
requires the inputs from AnEXP and SRnEXP to remain constant until WAnEXP can generate
a valid output. FMULT must be balanced to ensure the outputs of FMULT arrive at known
and consistent times for the CSA modules.
4.2.1.1 Balancing of FMULT
Several uniquely identifiable combinational logic blocks exist within FMULT. Each sepa-
rable portion of combinational logic was modeled in the RTL as its own module, result-
ing in the modules FMULT_AnMAG, FMULT_AnS, FMULT_AnEXP, FMULT_AnMANT,
FMULT_SRnS, FMULT_SRnEXP, FMULT_SRnMANT, FMULT_WAnS, FMULT_WAnEXP,
FMULT_WAnMANT, FMULT_WAnMAG, and FMULT_WAn. Gate-level synthesis of the mod-
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Table 4.1: FMULT Modules Metrics
MODULE DATA ARRIVAL TIME [nS] TOTAL CELL AREA [µm2] TOTAL DYNAMIC POWER [µW]
FMULT_WAnMANT 6.4080 5265.691296 213.3418
FMULT_WAnMAG 3.8733 3193.343996 86.2798
FMULT_WAn 3.5672 1024.531205 18.0030
FMULT_AnMAG 2.4428 838.252808 16.3198
FMULT_AnMANT 1.8978 1623.283198 33.9841
FMULT_AnEXP 1.0602 392.313603 3.1600
FMULT_WAnEXP 0.8725 249.480002 7.2201
FMULT_WAnS 0.3001 26.611200 0.6957941
FMULT_AnS* 0.0172 0.00 0.00
FMULT_SRnMANT* 0.0172 0.00 0.00
FMULT_SRnEXP* 0.0172 0.00 0.00
FMULT_SRnS* 0.0172 0.00 0.00
*Note: these modules consist entirely of interconnect as their outputs are tied directly to their
inputs.
ules resulted in the data shown in Tab. 4.1.
It is observed that the longest path in FMULT is within FMULT_WAnMANT. In order to
ensure that signals can completely propagate through FMULT, the input signal to FMULT_WAnMANT
must remain stable for at least the 6.4080 ns (not considering any overhead) of the worst-case
path. In addition the output signal of FMULT_WAnMANT itself must remain stable long
enough to propagate through the remaining paths of the pipeline.
A preliminary system clock period of 20 ns was chosen in order to complete the design of
the wave pipeline. It is not necessary for signals to propagate through the entirety of FMULT
in a single clock cycle. By splitting the computations across multiple clock cycles, the clock
period can be minimized. This introduces additional clock cycles to the latency of the pipeline,
but as previously discussed, the latency of a pipeline design is insignificant once the pipeline
is saturated. Since the computations are divided across multiple clock cycles it is necessary
to insert buffers within FMULT to hold the value of intermediate signals between clock cy-
cles. To minimize the number of buffers required, the number of clock cycles the FMULT
calculations is divided across is minimized.
The finalized FMULT design is shown in Fig. 4.3 and Fig. 4.4. The design assumes
2 clock cycles to complete all operations. The modules FMULT_AnMAG, FMULT_AnS,
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FMULT_AnEXP, FMULT_AnMANT, FMULT_SRnS, FMULT_SRnEXP, FMULT_SRnMANT,
FMULT_WAnS, and FMULT_WAnEXP are structured to complete in the first clock cycle. The
outputs of FMULT_AnMANT, FMULT_SRnMANT, FMULT_WAnS, and FMULT_WAnEXP
must be extended into the second clock cycle to act as inputs to the remaining modules of
FMULT_WAnMANT, FMULT_WAnMAG, and FMULT_WAn. The delay elements in the form
of the buffers DEL_AnMANT, DEL_SRnMANT, DEL_WAnEXP, DEL_WAnS, and DEL_WAn
are inserted after their corresponding modules to hold their values until the next clock cy-
cle. DEL_WAn pushes the FMULT output into the third clock cycle to allow the following
modules to sample the data at the beginning of the clock. The exact number of buffers and
the resulting delay due to the buffers is determined in Section 4.2.4.3 when the timing of the
WAVE_FMULT_ACCUM is finalized.
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Note: the rightmost blocks continue on as the leftmost blocks in Fig. 4.4.
Figure 4.3: Balanced FMULT module block diagram part 1 of 2.
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Note: the leftmost blocks continue from the leftmost blocks in Fig. 4.3.
Figure 4.4: Balanced FMULT module block diagram part 2 of 2.
Fig. 4.5 demonstrates the flow of data through the FMULT. It is observed that the latency
through FMULT is 2 clock cycles. The delay modules allow signals that are generated by
modules in the first clock cycle to be utilized as inputs in the second clock cycle for the
remaining modules. The length of the delays are determined by the length of the input signals
as well as the length of the paths being delayed. The relationship can be expressed as
TDEL = TCLK−TPAT H . (4.1)
Where TDEL represents the propagation delay of the delay elements, TCLK represents the clock
period, and TPAT H represents the worst-case path delay of the module being delayed. The
clock period of FMULT, and the entire WAVE_FMULT_ACCUM, must be long enough to
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allow FMULT to generate a valid output as well as for that output to propagate through the
rest of WAVE_FMULT_ACCUM and be sampled by the output registers.
4.2.2 CSA Module
The adder design shown in Fig. 4.6 is of the 16-bit carry-select adder module, CSA, used
to compute the partial signal estimate and signal estimate in the FMULT_ACCUM. The CSA
instantiations replace the functionality of the original ACCUM module specified in G.726. In
the original pipeline design the adder design was unspecified and left up to the CAD tool to
implement and optimize. However, in the design of a wave pipeline it is necessary to know
details of the timing of the system prior to place-and-route. It is also important that there are
no unintentional changes to the timing of the circuit during the design process. For simplicity,
the design of the adder was done manually so that its timing was known and consistent during
the entire process. With 7 instantiations of the adder, the consistency of the CSA module
makes it easier in the clocking of the wave pipeline.
The carry-select adder was chosen for speed in order to reduce the total path-delay of the
pipeline. Compared to other commonly used adder designs, the carry-select adder is typically
faster with a smaller area overhead [23–25]. For digital adders, the speed of the adder is
limited by the time required to generate and propagate a carry signal. The carry-select adder
attempts to reduce the carry propagation delay by simultaneously generating a sum for every
input pair for both a high and low carry-in.
A simple carry-select adder is comprised of ripple carry adders (RCAs) and multiplexers.
For the first two bits being added the carry-in is known and the operation only requires a single
full adder (FA). For the proceeding operations, for each two bits being added together, two FAs
are required and a multiplexer are required. Each FA generates a sum, the first sum assumes
a carry-in of 0 and the other assumes a carry-in of 1. When the carry-out of the previous bit
finally propagates to the multiplexer the correct sum is selected.
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The carry-select adder shown in Fig. 4.6 is in a uniform-size orientation. The delay of
this orientation is limited by four FAs and three mutliplexers. First, the design is divided into
4 RCA blocks. Since the first carry-in is known, the first RCA block only requires a single
4-bit RCA. The carry-out of this first RCA block is then used as the carry-select of the next
RCA block. This continues on for the remaining blocks. The second, third, and fourth RCA
blocks all consist of 2 4-bit RCA. In these blocks, the first 4-bit RCA generates a sum based
on a carry-in of 0 while the second 4-bit RCA generates a sum based on a carry-in of 1. The
carry-in for each block is generated by the carry-out of the previous block.
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Figure 4.6: Carry-select adder block diagram.
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Table 4.2: CSA Modules Metrics
MODULE DATA ARRIVAL TIME [nS] TOTAL CELL AREA [µm2] TOTAL DYNAMIC POWER [µW]
CSA 2.8741 2591.265615 319.1216
4.2.3 Balancing of WAVE_FMULT_ACCUM
With the worst-case path delays of FMULT balanced, it is possible to balance the entirety of
the WAVE_FMULT_ACCUM module. All 8 instantiations of FMULT take unique inputs and
can run concurrently independent of one another. The CSA modules function collectively as
an accumulator and therefore data must propagate through the modules sequentially, taking
inputs from the previous CSA output. It is known that the worst-case path delay of FMULT
is 6.0480 ns as listed in Tab. 4.1. Synthesis of the module CSA reveals a worst-case path
delay of 2.8741 ns as listed in Tab. 4.2. In the original pipeline FMULT_ACCUM (Fig. 3.10)
both the FMULT and adder operations were allotted a single clock cycle of 5 ns to complete
(assuming the 200 MHz operating frequency). The shortest WAVE_FMULT_ACCUM clock
period would always allow two CSA operations to be completed in the time it takes for a
single FMULT operation to be completed. The design can be optimized by allowing two CSA
operations per clock cycle. This optimization reduces the overall length of the paths between
the input and output registers as well as the amount of delay required to balance the design.
The inputs to the CSA modules must be staggered in order for the correct values to be
accumulated. This is accomplished by delaying the outputs to the FMULT modules as well
as the output of CSA modules. This is accomplished using the DEL_FMULT and DEL_CSA
modules. The buffer chain of each DEL_FMULT module must be long enough so that the
FMULT output data appears at the beginning of the next clock cycle to be sampled by the CSA
modules. Each DEL_FMULT instance after a FMULT module delays the FMULT output data
another clock cycle. For example, the first FMULT instance on the left in Fig. 4.5 does not
feed into a DEL_FMULT, its output immediately propagates into the CSA module. However,
the third FMULT instance is followed by a single DEL_FMULT which is in turn followed by
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a CSA module. For this path, after the FMULT output is generated it is delayed by a single
clock cycle before the data arrives at the inputs of the CSA module. This ensures that the data
to be accumulated has had the required time to propagate through the previous CSA instance
before arriving at the current CSA instance. Similarly, the DEL_CSA module ensures the
output of the CSA modules are delayed until the next clock cycle. Fig. 4.7 demonstrates the
data flow through WAVE_FMULT_ACCUM as just described. It is observed that the latency
of the pipeline is 6 clock cycles.
4.2.3.1 DEL_FMULT, DEL_CSA, and DEL_DONE Modules
The DEL_FMULT module was added to the design to replace the functionality of the inter-
mediate registers. The module contains buffer chains for each bit of the input signal. In total
there are 16 buffer chains in each DEL_FMULT module. The length of the buffer chain is
determined during the clocking of the circuit and will be discussed in Section 4.2.4.3. How-
ever, no matter the length of the buffer chain there is always an even number of inverters to
ensure the data within the delay module is not inverted. Fig. 4.8 provides a visualization of
the DEL_FMULT structure.
The DEL_CSA are placed after the CSA modules in order to store the values being accu-
mulated. They are designed to push the accumulated values into the next clock cycle in order
to synchronize the accumulations. The DEL_DONE modules ensure that the partial signal
estimate and signal estimate output signals are synchronized against the rising edge of the
clock signal to be sampled by the output registers SEZ_REG and SE_REG. Both DEL_CSA
and DEL_DONE function identically to the DEL_FMULT modules. The only difference is in
the length of the buffer chains.
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Figure 4.8: DEL_FMULT/DEL_CSA/DEL_DONE block diagram.
4.2.4 Optimizing Delay Modules
With the WAVE_FMULT_ACCUM design finalized and the paths-to-be-balanced determined,
the last optimization is to determine the final clock frequency and adjust the buffer chain
lengths accordingly.
4.2.4.1 Determining Optimal Buffer Cell
The list of the buffers available in SAGE-X standard cell library databook [22] was accumu-
lated into the list shown in Tab. 4.3. The calculations of area, average propagation delay, and
power dissipation are derived using the parameters and equations found in the databook. In
this section, the calculations performed show that the only buffer suitable for circuit balancing
is the “CLKBUFX1” buffer.
The average propagation delay of a buffer can be determined using Eq. 4.2 and Eq. 4.3 as
provided by the standard cell library databook. The equations calculate a high-to-low and low-
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Table 4.3: Calculated Buffer Cell Parameters
CELL DRIVE STRENGTH AREA [µm2] AVERAGE DELAY [ns] POWER [µW]
BUF
BUFXL
13
0.0743 5.0790
BUFX1 0.0781 5.1120
BUFX2 0.0773 5.2845
BUFX3 0.0752 5.4210
BUFX4 16.5 0.0710 5.5815
BUFX8 29.5 0.0672 6.2400
BUFX12 33 0.0677 6.9615
BUFX16 43 0.0550 7.6275
BUFX20 53 0.0615 8.1390
CLKBUF
CLKBUFXL
13
0.0874 5.0985
CLKBUFX1 0.0725 5.1615
CLKBUFX2 0.0794 5.2290
CLKBUFX3 0.0846 5.3070
CLKBUFX4 16.5 0.0843 5.4255
CLKBUFX8 23 0.0784 5.9910
CLKBUFX12 53 0.0768 7.5270
CLKBUFX16 62.5 0.0785 8.4510
CLKBUFX20 79 0.0738 9.1500
to-high propagation delay. The average of the two values is taken as the average propagation
delay.
tT PD = (KProcess) · [1+(KVolt ·△Vdd)] · [1+(KTemp ·△T )] · ttypical (4.2)
ttypical = tinstrinsic+(Kload ·Cload) (4.3)
The variables are defined as follows:
• tT PD = total propagation delay (ns);
• ttypical = delay at typical corner—1.8V, 25ºC, typical process (ns);
• tintrinsic = delay through the cell when there is no output load (ns);
• Kload = load delay multiplier (ns/pF);
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• Cload = total output load capacitance (pF);
• KProcess = process derating factor, where process is slow (1.293), typical (1.000), or fast
(0.781);
• KVolt = voltage derating factor (/V);
• ∆V dd = Vdd (1.62 - 198 V) —1.8V;
• KTemp = temperature derating factor (/º C);
• ∆T = junction temperature (0ºC - 125ºC) — 25ºC.
The SAGE-X standard cells are designed only to dissipate AC power. Cells designated with
the “XL” suffix are designed for low-power applications at the cost of unbalanced rise and fall
times. Power dissipation is determined by the power-supply voltage, frequency of operation,
internal capacitance, and output load. The power dissipation for each cell can be calculated
using Eq. 4.4.
Pavg = (Ein · fin)+
(
Con ·V 2dd ·
1
2
fon
)
(4.4)
The variables are defined as follows:
• Pavg = average power (µW);
• Ein = energy associated with the nth input pin (µW/MHz);
• fin = frequency at which the nth input pin changes state during the normal operation
of the design (MHz);
• Con = external capacitive loading on the nth output pin, including the capacitance
of each input pin connected to the output driver, plus any wiring capacitance, actual or
estimated (pF). Each buffer is assumed to have an external capacitive loading value of
0.02 pF;
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• V dd = operating voltage = 1.8V;
• fon = frequency at which the nth output pin changes state during the normal opera-
tion of the design (MHz);
The following calculations consider a frequency of 15 MHz, the expected desired operation
frequency.
The average propagation delay of a buffer in a wave pipeline determines the resolution of
the delay that can be implemented during rough tuning. By utilizing a combination of cells
with small and large propagation delays it is possible to achieve a finer grain tuning while
minimizing the area and power penalties. Fig. 4.9 compares the average propagation delay of
each buffer. In the case of the SAGE-X standard cell library, the differences in propagation
delay are not varied enough to warrant the use of multiple buffers. Buffers with a medium
propagation delay are considered as they reduce the overall length of the buffer chains while
ensuring the buffer chains do not undershoot or overshoot in delay time. Buffers that meet
these criteria are between 0.065 ns and 0.075 ns, such as: “CLKBUFX1”, “BUFX8”, and
“BUFX12”.
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Figure 4.9: Average propagation delay of each buffer.
In addition to having a suitable propagation delay, it is also important for a buffer cell
to have balanced rise and fall times to ensure consistency. Fig. 4.10 provides a comparison
of the difference between rise and fall times for each buffer. The buffers with imbalances in
propagation delay less than 0.01 ns are: “CLKBUFX1” and “BUFX16”.
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Figure 4.10: Difference in high-to-low and low-to-high propagation delay of each buffer.
When designing a wave pipeline the impact of area and power of the delay elements must
be minimized to create a efficient design. Fig. 4.11 graphs the cell area of each buffer in com-
parison with one another. Since the goal is to minimize the impact of inserted delay elements
on area, it is important to use buffers that have a small cell area. The buffers with the smallest
cell area are the cells with the lowest drive strength, such as: “CLKBUFXL”, “CLKBUFX1”,
“CLKBUFX2”, “CLKBUFX3” , “BUFXL”, “BUFX1”, “BUFX2”, and “BUFX3”.
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Figure 4.11: Cell area of each buffer.
Fig. 4.12 compares the average area dissipation of each buffer. In an attempt to minimize
the power in the wave pipeline the buffers “CLKBUFXL”, “CLKBUFX1”, “CLKBUFX2”,
“CLKBUFX3”, “CLKBUFX4”, “BUFXL”, “BUFX1”, “BUFX2”, “BUFX3”, and “BUFX4”
are considered.
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Figure 4.12: Average power dissipation of each buffer.
Of the buffers considered in this section, it was determined that utilizing a combination of
buffers would not provide a benefit as the majority of the buffers have a noticeable difference
in rise and fall time that will affect the consistency of the delay elements. Therefore, a single
buffer was chosen for all of the delay elements in this design. The buffer “CLKBUFX1” was
chosen because of its relatively balanced rise and fall times, propagation delay resolution, and
minimal area and power penalties.
4.2.4.2 Rough Tuning
There are eight modules in which the buffer chain lengths must be determined: DEL_AnMANT,
DEL_SRnMANT, DEL_WAnEXP, DEL_WAnS, DEL_WAn, DEL_FMULT, DEL_CSA, and DEL_DONE.
Modules DEL_AnMANT, DEL_SRnMANT, DEL_WAnEXP, DEL_WAnS, and DEL_WAn exist
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within the FMULT module and are dependent on the paths within. The relationship between
the paths are represented in the two DAGs shown in Fig. 4.13 and Fig. 4.14. Rough tuning can
be applied on both DAGs to determine the delay time required to balance the paths indicated
by the arrows indicating “Path Delay TBD”. Normally, a DAG represents every path in the
circuit. In the following work only the worst-case paths delays are being balanced against.
Figure 4.13: Direct acyclic graph for first clock cycle operations of FMULT.
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Figure 4.14: Direct acyclic graph for second clock cycle operations of FMULT.
The FMULT delay modules can be balanced with the following algorithms derived from
the rough tuning DAG:
DAnMANT = TCLK−TAnMAG−TAnMANT ;
DSRnMANT = TCLK−TSRnMANT ;
DWAnS = TCLK−max(TAnS,TSRnS)−TWAnS;
DWAnEXP = TCLK−max(TAnEXP,TSRnEXP)−TWAnEXP;
DWAn = TCLK−TWAnMANT −TWAnMAG−TWAn.
Where D represents the delay the buffer-chain must match. For example, the delay of
DWAns is equal to the difference between the clock period, TCLK , the propagation delay of
the longer of the two paths AnS and SRnS, TAnS and TSRnS, and the propagation delay of the
module itself, TWAnS.
The remaining delay modules, DEL_FMULT, DEL_CSA, and DEL_DONE are balanced
in the same manner. For a wave of data, FMULT and CSA operations occur on separate clock
cycles. A DAG is not necessary to derive the simple timing algorithms of the remaining delay
modules:
DFMULT _n = TCLK−TFMULT = TCLK−TWAn;
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Table 4.4: Rough Tuning Derived Propagation Delay
DELAY MODULE DERIVED DELAY [ns] BUFFERS REQUIRED CALC. BUFFER DELAY [ns] CALC. BUFFER AREA [µm2]
DEL_AnMANT 10.6594 148 10.73 1924
DEL_SRnMANT 14.9828 207 15.0075 2691
DEL_WAnS 14.5927 202 14.645 2626
DEL_WAnEXP 13.0673 181 13.1225 2353
DEL_WAn 1.1515 16 1.16 208
DEL_FMULT 11.4328 158 11.455 2054
DEL_CSA_1 12.1259 168 12.18 2184
DEL_CSA_(2-8) 9.2518 128 9.28 1664
DEL_DONE 12.1259 168 12.18 2184
DCSA_1 = TCLK−TCSA;
DCSA_2 = DCSA_3 = DCSA_4 = DCSA_5 = DCSA_6 = DCSA_7 = DCSA_8 = TCLK− (2 ·TCSA);
DDONE = TCLK−TCSA.
There are three things to note regarding the top-level delay modules DEL_FMULT, DEL_CSA,
and DEL_DONE. The output of FMULT is designed to be synchronized against the rising
clock edge using DEL_WAn. Therefore, TFMULT is considered the time at which the FMULT
output is stable, starting at the beginning edge of the clock cycle in which it appears. Regard-
ing DEL_CSA, the first instance (DEL_CSA_1) is required to balance a single the delay of a
single CSA module while the remaining instantiations balance against two CSA modules each.
This is the reasoning for the separate rough tuning algorithms. Lastly, unlike the other delay
modules, DEL_DONE only needs to delay the output signals long enough to be sampled by
the output registers. The above algorithm for DEL_DONE ensures this condition is met while
not introducing an excess amount of delay.
The rough tuning algorithms are applied with the path-delays shown in Tab. 4.1 and Tab.
4.2. A clock period of 20 ns was chosen for experimentation to verify the rough tuning algo-
rithms and overall design of the WAVE_FMULT_ACCUM. The resultant buffer sizes derived
by rough tuning are shown in Tab. 4.4.
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Table 4.5: Experimentally Derived Propagation Delay
DELAY MODULE BUFFERS REQUIRED CALC. BUFFER DELAY [ns] CALC. BUFFER AREA [µm2]
DEL_AnMANT 89 7.248 1157
DEL_SRnMANT 97 7.3235 1264
DEL_WAnS 93 7.0215 1209
DEL_WAnEXP 83 6.2665 1079
DEL_WAn 56 4.228 728
DEL_DONE_n 96 7.248 1248
DEL_CSA_n 96 7.248 1248
DEL_DONE 45 3.3975 585
4.2.4.3 Optimizing Delay Element Modules
Once the design was verified functional using the techniques described in Section 4.3, the
design was optimized by reducing the clock period and appropriately adjusting the delay
element. The process of optimization involves reducing the experimental clock period, re-
calculating the buffer sizes in each delay module, and verifying through RTL and gate-level
simulations. The size of the delay elements are coded in HDL allowing the tools compiled
in Appendix to efficiently manipulate the Verilog source files. Through trial-and-error, the
WAVE_FMULT_ACCUM clock period was minimized to 10 ns with the resultant delay ele-
ment sizes shown in Tab. 4.5.
4.3 Simulations and Functional Verification
The majority of the verification conducted was completed using vector verification within
RTL and gate-level simulations. The G.726 App. II [26] provides digital test sequences for
the verification of the G.726 40, 32, 24, and 16 kbps ADPCM algorithm. The test sequences
are supplied by the ITU-T to verify that a MCAC is ITU G.726 compliant by testing if the
input sequences processed by the MCAC produces outputs that match the provided output
sequences. There are three types of test sequences: Normal, Overload, and I-inputs. The
Normal sequences represent signals expected in normal operations, typically voice signals.
The Overload sequences represent PCM signals with very high amplitudes, typically very loud
4.3 Simulations and Functional Verification 74
conversations or conversations in areas with a large amount of noise. The I-input sequences
were generated to drive the ADPCM decoder into unreachable and unused states. In addition
to the three types of test sequences, two types of test combinations were provided: Reset and
Homing. The Reset combinations are used to drive the encoder or decoder into a reset state
before applying the input sequences. The Homing test combinations are used to drive the
encoder or decoder into a known initialized state before applying the test sequences. Lastly,
four test organizations were provided to test the ability of the MCAC to encoder or decoder to
convert from A-law or µ-law, to A-law or µ-law, and between A-law or µ-law. In total there
are 24 test combinations of input sequences to test with.
In addition to test sequences, an ANSI standard compliant 32 kbps ADPCM CODEC C-
model was utilized. The 32 kbps ADPCM model was enhanced to support the remaining ITU
G.726 Standard rates of 40, 24, and 16 kbps. The C-model was verified using the G.726 App.
II [26] test vectors. Once verified, the C-model was used to generate golden input stimulus
and output result vectors for the various modules of the MCAC to be verified against. The
Normal Homing vectors generated had 19,880 vectors. The Normal Reset vectors generated
had 16,383 vectors. The Overload Homing vectors generated had 5,543 vectors. The Overload
Reset vectors generated had 2,047 vectors. Since the C-model was broken down to the core
low-level modules as defined in the G.726 specifications, by applying the provided input vector
sequences to the broken down C-model, the resultant output vectors are generated for every
input and output of every module in the encoder and decoder. Fig. 4.15 illustrates the use of
the C-model and test sequences for verification.
The WAVE_FMULT_ACCUM was tested by applying all FMULT input test vectors at the
input registers (An_REG/Bn_REG and SRn_REG/DQn_REG) and checking if the correspond-
ing output data matches the expected output vector when expected (SEZ_REG and SE_REG).
A potential issue encountered during the vector verification process is being unable to de-
tected propagation of unknown outputs. Therefore, manual inspection was combined with
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vector verification. By using the SimVision GUI interface, manual inspections of the module
operations were conducted.
Figure 4.15: Verification process using the ADPCM C-model and the G.726 test sequences.
Chapter 5
Discussion and Conclusions
This final chapter provides a discussion of the work done, any future work, and concluding
thoughts.
5.1 Final WAVE_FMULT_ACCUM Results
In this graduate paper, a second-order and sixth-order filter was designed using wave-pipelining.
The technique of rough tuning, a fundamental component of wave-pipelining, was utilized
successfully in the creation of the WAVE_FMULT_ACCUM. RTL and gate-level simulations
verified the operation of the WAVE_FMULT_ACCUM operating at 100 MHz against the ITU
standards G.711, G.726, and G.726 Appendix II.
Running at 100 MHz, the worst-case path has a positive slack of 0.002 ns, showing the
effectiveness of rough tuning technique in balancing the worst-case paths throughout all of
the modules in the design. The finalized design metrics prior to place-and-route are shown in
Tab. 5.1. For reference, the metrics of the original conventional pipeline, FMULT_ACCUM,
are provided.
Initially, it is observed that the wave pipeline design does not appear to be an improvement
over the original conventional pipeline design. However, a direct comparison between the
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Table 5.1: System Metrics of WAVE_FMULT_ACCUM and FMULT_ACCUM
MODULE MAXIMUM CLOCK RATE TOTAL AREA [µm2] POWER DISSIPATION [mW]
WAVE_FMULT_ACCUM 100 MHz 885328.023759 16.0205
FMULT_ACCUM 200 MHz 162561.171603 6.0238
two designs is difficult to make without further optimizing the wave pipeline. The goal of the
research was the creation of a functional wave pipeline. While the design is functional, it is
far from optimized. The area and power metrics are inflated and a direct comparison between
the two designs should be made with those considerations. Tab. 5.2 provides additional data
regarding area provided by the logic synthesis reports. While the wave pipeline is over 5 times
the size of the conventional pipeline, over 82% of the wave pipeline area is attributed to the
buffers in the design.
Table 5.2: Details of Area Metric
COMPONENT AREA[µm2] WAVE_FMULT_ACCUM
TOTAL CELL
AREA % FMULT_ACCUM
TOTAL CELL
AREA %
Combinational Area 864,005.799211 53.33 % 103,767.049014 62.52 %
Buffer Area 734,775.158056 45.35 % 3,422.865644 2.06 %
Non-combinational Area 21,322.224548 1.32 % 58,794.122589 35.42 %
Total Cell Area 1,620,103.182 165,984.0372
5.2 Future Work
The research completed focused on the use of the rough tuning technique to implement a
wave pipeline. Due to time constraints, the rough tuning technique was only applied to the
worst-case paths of the circuit. The design was successful and functional but incomplete. In
the future, the rough tuning technique should be further applied to all paths within the design.
However, this would require a significant amount of effort if done without the use of CAD
software. Another way to increase the effectiveness of rough tuning is to optimize the buffer
chains. The buffers utilized during rough tuning were chosen from the SAGE-X standard cell
library and were designed as clock buffers. To optimize the wave pipeline design, custom
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buffers need to be designed and implemented to allow for optimized buffer delay, area, and
power.
In addition, any future work should consider the application of the fine tuning technique.
An effective wave pipeline design takes advantage of both rough tuning and fine tuning. Once
a optimized design is found, it should be verified with the remaining MCAC and proceed to
the next step in the ASIC design flow, place-and-route. From there, it can be implemented an
ASIC or FPGA for further analysis.
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Appendix A
Rough Tuning Tools
The following Python scripts comprise the tools written for the purposes of rough tuning in
the research completed. There exist two scripts that a user can run to generate buffer Ver-
ilog source files, balance_tool.py and balance_wave_tool.py. The remaining scripts contain
functions or dictionaries from which balance_tool.py and balance_wave_tool.py pull from.
• balance_tool.py is used to balance the paths within the FMULT module. The script
gathers the timing information of all major paths within the module from their respective
synthesis reports. Using hard coded relationships defined by the rough tuning technique
it is able to determine the number of buffers required in the buffer chains to balance
the FMULT paths. It then generates the buffer chain Verilog source file at the required
locations.
• balance_wave_tool.py is used to balance the paths within the WAVE_FMULT_ACCUM
module. The script gathers the timing information of all major paths within the module
from their respective synthesis reports. Using hard coded relationships defined by the
rough tuning technique it is able to determine the number of buffers required in the
buffer chains to balance the WAVE_FMULT_ACCUM paths. It then generates the buffer
chain Verilog source file at the required locations.
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• balance.py contains the functions used within balance_tool.py and balance_wave_tool.py
to gather timing data from the synthesis reports. It also contains a function that allows
it to run the synthesis tools to create up-to-date reports in case any design changes have
been made.
• build_verilog_source.py contains the function used to generate the Verilog source files
for the buffer chains.
• optimize.py contains the buffer cell parameters as found in the TSMC 0.18um Process
1.8-Volt SAGE-X® Standard Cell Library Databook. It uses the equations found in the
same databook to calculate delay values of the available buffers.
The following pages of this Appendix contain the code discussed above.
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balance_tool.py:
1 # ! / u s r / b i n / py thon
2 # ##### Packages #####
3 i m p o r t sys , g e t o p t # Used t o g rab s c r i p t a rgumen t s
4 from o p t p a r s e i m p o r t O p t i o n P a r s e r i m p o r t os # Used t o g rab check f i l e
p a t h s
5 i m p o r t o p e r a t o r # Used t o s o r t d i c t i o n a r i e s
6 # ##################
7
8 # #### Too l s from o t h e r f i l e s #####
9 from b a l a n c e i m p o r t f i n d _ d e l a y # Used t o f i n d a r r i v a l t ime v a l u e i n
scan r e p o r t
10 from b a l a n c e i m p o r t r u n _ s y n t h e s i s # Used t o run s y n t h e s i s s c r i p t s
11 from b a l a n c e i m p o r t w r i t e _ c s v # Used t o g e n e r a t e CSV f i l e s
12 from o p t i m i z e i m p o r t c a l c _ b u f f e r # Used t o c a l c min number o f b u f f e r s t o
meet p a t h d e l a y
13 from o p t i m i z e i m p o r t round_up # Used t o round up v a l u e s t o n e a r e s t i n t
14 from b u i l d _ v e r i l o g _ s o u r c e i m p o r t b u i l d _ s o u r c e # Used t o b u i l d d e l a y
b l o c k s o u r c e f i l e s
15 # ###############################
16
17 # #### System Arguements #####
18 # Allows u s e r t o p r o v i d e t h e f o l l o w i n g a r g u e m e n t s when e x e c u t i n g t h e
s c r i p t :
19 # −v f o r ve rbose , e n a b l e s a l l p r i n t s t a t e m e n t s .
20 # −s s y n t h e s i z e s a l l FMULT blocks , t o g e n e r a t e t h e newes t s y n t h e s i s
r e p o r t s from which t o g rab v a l u e s from .
21 # −w w r i t e s t h e c a l c u l a t e d b u f f e r numbers t o t h e a p p r o p r i a t e DELAY_BLOCK
. v f i l e s .
22 # −f s y n t h e s i z e s FMULT des ign , s a v e s t h e u s e r from h av ing t o open
a n o t h e r command window or s w i t c h i n g p a t h s .
23 # Example : " . / b a l a n c e _ t o o l . py −v "
85
24 # G e n e r a t e s and p r i n t s , b u t does n o t w r i t e , c a l c u l a t e d d e l a y s and b u f f e r
s i z e s from l a s t s y n t h e s i z e d r e p o r t s .
25 # Example : " . / b a l a n c e _ t o o l . py −s −w"
26 # Re−s y n t h e s i z e s a l l l ower l e v e l FMULT b l o c k s and w r i t e s c a l c u l a t e d v a l u e s
t o DELAY_BLOCK. v f i l e s w i t h o u t p r i n t s t a t e m e n t s .
27
28 p a r s e r = O p t i o n P a r s e r ( )
29 p a r s e r . a d d _ o p t i o n ( "−v " , "−−v e r b o s e " ,
30 a c t i o n = " s t o r e _ t r u e " ,
31 d e s t = "VERBOSE" ,
32 d e f a u l t = F a l s e ,
33 h e l p = " Turn on p r i n t messages " )
34 p a r s e r . a d d _ o p t i o n ( "−s " , "−−s y t h e s i z e " ,
35 a c t i o n = " s t o r e _ t r u e " ,
36 d e s t = "SYNTHESIZE" ,
37 d e f a u l t = F a l s e ,
38 h e l p = " S y t h e s i z e modules i f d e s i g n s have changed " ) p a r s e r . a d d _ o p t i o n ( "−
f " , "−−s y t h e s i z e _ f m u l t " ,
39 a c t i o n = " s t o r e _ t r u e " ,
40 d e s t = "SYNTHESIZE_FMULT" ,
41 d e f a u l t = F a l s e ,
42 h e l p = " S y t h e s i z e e n t i r e FMULT d e s i g n i f d e s i g n s have changed " ) p a r s e r .
a d d _ o p t i o n ( "−w" , "−−w r i t e " ,
43 a c t i o n = " s t o r e _ t r u e " ,
44 d e s t = " w r i t e _ d e l a y " ,
45 d e f a u l t = F a l s e ,
46 h e l p = " Wr i t e t o DELAY_BLOCK. v f i l e s " )
47
48 ( o p t i o n s , a r g s ) = p a r s e r . p a r s e _ a r g s ( )
49 # ##########################
50
51 # #### System C o n s t r a i n t s #####
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52 # Mimumim t ime [ ns ] o u t p u t be s t a b l e f o r
53 o u t p u t _ s t a b l e _ f o r = 3 . 5
54
55 # What i s t h e name of t h e b u f f e r i n tsmc 0 . 1 8 UM b e i n g used ?
56 # The s t r i n g e n t e r e d h e r e i s used t o w r i t e t h e DELAY_BLOCK. v f i l e s
57 # Change on ly i f t h e b u f f e r b e i n g used i s changed .
58 # I f you change t h i s s t r i n g , make s u r e :
59 # t o add t h e b u f f e r name and b u f f e r d e l a y t o o p t i m i z e . py a t t h e end of
t h e f i l e .
60 # t o change t h e b u f f e r b e i n g used i n b u i l d _ v e r i l o g _ s o u r c e . py t o match
t h e b u f f e r you a r e e n t e r i n g .
61 # A d d i t i o n a l i n s t r u c t i o n s a r e shown a t t h e end of o p t i m i z e . py
62 which_buf = "CLKBUFX1"
63 # ###########################
64
65 # ####DICTIONARIES#####
66 # These d i c t i o n a r i e s d e f i n e p a t h s t r u c t u r e s . Do n o t modify u n l e s s
n e c e s s a r y .
67
68 # P a t h s t o b a l a n c e
69 p a t h s = [ ’AnMAG’ , ’AnEXP ’ , ’AnMANT’ , ’AnS ’ , ’SRnMANT’ , ’SRnEXP ’ , ’SRnS ’ , ’
WAnS’ , ’WAnEXP’ , ’WAnMANT’ , ’WAnMAG’ , ’WAn’ ]
70
71 # I d e n t i f y which module p a t h b e l o n g s t o
72 pa th_module = { "AnMAG" : "FMULT" , "AnEXP" : "FMULT" , "AnMANT" : "FMULT" , "
AnS" : "FMULT" , "SRnS" : "FMULT" , "SRnEXP" : "FMULT" , "SRnMANT" : "
FMULT" , "WAnS" : "FMULT" , "WAnEXP" : "FMULT" , "WAnMANT" : "FMULT" , "
WAnMAG" : "FMULT" , "WAn" : "FMULT" }
73
74 # I d e n t i f y which module w i t h i n module p a t h b e l o n g s t o
75 p a t h _ f m u l t = { "AnMAG" : "FMULT_1" , "AnEXP" : "FMULT_1" , "AnMANT" : "
FMULT_1" , "AnS" : "FMULT_1" , "SRnS" : "FMULT_1" , "SRnEXP" : "FMULT_1" ,
87
"SRnMANT" : "FMULT_1" , "WAnS" : "FMULT_2" , "WAnEXP" : "FMULT_2" , "
WAnMANT" : "FMULT_2" , "WAnMAG" : "FMULT_2" , "WAn" : "FMULT_2" }
76 # #####################
77
78 # Change r o o t p a t h t o which d i r e c t o r y your FMULT modules a r e i n .
79 # I f t h i s p a t h i s c o r r e c t and t h e f o l d e r s t r u c t u r e o f t h e r e p o s i t o r y has
n o t changed t h e n e x t group of code w i l l run e v e r y t i m e w i t h o u t any
changes .
80 r o o t _ p a t h = " / home / pxc3555 / pxc3555_grad_ppr "
81 s c a n _ r e p o r t s = {}
82 w o r s t _ p a t h _ d e l a y s = {}
83
84 f o r i t em i n p a t h s :
85 i f o p t i o n s . SYNTHESIZE i s True : # Runs s y n t h e s i s on l a t e s t d e s i g n s . Does
n o t r e p o r t any e r r o r s . Does n o t s u p p r e s s s y n t h e s i s s c r i p t o u t p u t s .
86 r u n _ s y n t h e s i s ( " /FMULT_" + i t em )
87 # G a t h e r s t h e f i l e p a t h s f o r t h e s y t h e s i s r e p o r t s .
88 s c a n _ r e p o r t s [ i t em ] = "%s " % r o o t _ p a t h + " /FMULT_%s " % i t em + " / r e p o r t / dc
" + " /FMULT_%s_ t smc18_scan_dc . r p t " % i t em
89 i f os . p a t h . e x i s t s ( s c a n _ r e p o r t s [ i t em ] ) i s F a l s e :
90 p r i n t " \ " " + s c a n _ r e p o r t s [ i t em ] + " \ " " + " : \ tDNE"
91 e l s e :
92 i f o p t i o n s . VERBOSE i s True :
93 p r i n t " \ " " + s c a n _ r e p o r t s [ i t em ] + " \ " " + " : \ t E x i s t s "
94 # F i n d s a l l w o r s t c a s e p a t h s and s t o r e s i n a d i c t i o n a r y
95 t ime = f i n d _ d e l a y ( s c a n _ r e p o r t s [ i t em ] ) w o r s t _ p a t h _ d e l a y s [ i t em ] = t ime
96 i f o p t i o n s . VERBOSE i s True :
97 p r i n t " Worst p a t h d e l a y f o r %s i s " % i t em + " : \ t%f [ ns ] " %
w o r s t _ p a t h _ d e l a y s [ i t em ]
98
99 # F i n d s w o r s t c a s e p a t h i n w o r s t _ p a t h _ d e l a y s d i c t i o n a r y , does n o t r e t u r n
more t h a n one v a l u e i f e q u i v a l e n t .
88
100 w o r s t _ p a t h = max ( w o r s t _ p a t h _ d e l a y s . i t e r i t e m s ( ) , key = o p e r a t o r . i t e m g e t t e r
( 1 ) ) [ 0 ]
101
102 # #### I d e n t i f y Minimum Clock P e r i o d #####
103 # D e t e r m i n e s c l o c k based on t h e w o r s t c a s e p a t h which s h o u l d be WAnMANT.
104 # Th i s c l o c k v a l u e i s used on ly f o r t h e c a l c u l a t i o n s below , c l o c k can be
a d j u s t e d i n t h e t e s t b e n c h t o any v a l u e .
105 # Because WAn f o l l o w s WAnMANT, t h e i r w o r s t c a s e p a t h s a r e added t o g e t h e r
t o d e t e r m i n e t h e minimum amount o f t ime t o g e n e r a t e an o u t p u t .
106 # The o u t p u t _ s t a b l e _ f o r d e t e r m i n e s how long WAn w i l l be s t a b l e f o r . F ine
t u n i n g can be done manua l ly above i n "SYSTEM CONSTRAINTS" s e c t i o n o f
code .
107
108 c l k = i n t ( round_up ( w o r s t _ p a t h _ d e l a y s [ w o r s t _ p a t h ] + w o r s t _ p a t h _ d e l a y s [ ’
WAn’ ] ) ) + o u t p u t _ s t a b l e _ f o r i f o p t i o n s . VERBOSE i s True : p r i n t "
Minimum c l k p e r i o d found t o be : %f [ ns ] " % c l k
109 # ######################################
110
111 # #### Ba lance P a t h s #####
112 # Here i s where a l l t h e f i n e−t u n i n g o f t h e d e l a y i s done .
113 # Code p r e s e n t g i v e s you a good a p p r o x i m a t i o n however f i n e t u n i n g s h o u l d
be done
114 # See t h e end of each d e l a y _ n e e d e d [ i t em ] s t a t e m e n t .
115 # I t i s a d v i s e d t h a t v a l u e s shown a r e n o t changed d i r e c t l y .
116 # For example : t o a d j u s t AnMANT d e l a y by r e d u c i n g by 5 ns , append your
a d j u s t m e n t t o t h e end of t h e s t a t e m e n t :
117 # e l i f i t em i s ’AnMANT ’ :
118 # d e l a y _ n e e d e d [ i t em ] = c l k − . . . − w o r s t _ p a t h _ d e l a y s [ i t em ] − 2 . 4 − 5
119 # Th i s e n s u r e s t h e o r i g i n a l d e s i g n v a l u e s a r e n o t f o r g o t t e n .
120
121 d e l a y _ n e e d e d = {}
122 f o r i t em i n p a t h s :
89
123 i f i t em i s ’AnS ’ : d e l a y _ n e e d e d [ i t em ] = 0
124 e l i f i t em i s ’AnMAG’ : d e l a y _ n e e d e d [ i t em ] = 0
125 e l i f i t em i s ’AnEXP ’ : d e l a y _ n e e d e d [ i t em ] = 0
126 e l i f i t em i s ’AnMANT’ : d e l a y _ n e e d e d [ i t em ] = c l k − ( w o r s t _ p a t h _ d e l a y s
[ ’AnMAG’ ] i f w o r s t _ p a t h _ d e l a y s [ ’AnMAG’ ] > w o r s t _ p a t h _ d e l a y s [ ’AnEXP ’ ]
e l s e w o r s t _ p a t h _ d e l a y s [ ’AnEXP ’ ] ) − w o r s t _ p a t h _ d e l a y s [ i t em ] − 2 . 4
127 e l i f i t em i s ’SRnS ’ : d e l a y _ n e e d e d [ i t em ] = 0
128 e l i f i t em i s ’SRnEXP ’ : d e l a y _ n e e d e d [ i t em ] = 0
129 e l i f i t em i s ’SRnMANT’ : d e l a y _ n e e d e d [ i t em ] = c l k − w o r s t _ p a t h _ d e l a y s [
i t em ] − 6
130 e l i f i t em i s ’WAnS’ : d e l a y _ n e e d e d [ i t em ] = c l k − ( w o r s t _ p a t h _ d e l a y s [ ’
AnS ’ ] i f w o r s t _ p a t h _ d e l a y s [ ’AnS ’ ] > w o r s t _ p a t h _ d e l a y s [ ’SRnS ’ ] e l s e
w o r s t _ p a t h _ d e l a y s [ ’SRnS ’ ] ) − w o r s t _ p a t h _ d e l a y s [ i t em ] − 6
131 e l i f i t em i s ’WAnEXP’ : d e l a y _ n e e d e d [ i t em ] = c l k − ( w o r s t _ p a t h _ d e l a y s [ ’
AnEXP ’ ] i f w o r s t _ p a t h _ d e l a y s [ ’AnEXP ’ ] > w o r s t _ p a t h _ d e l a y s [ ’SRnEXP ’ ]
e l s e w o r s t _ p a t h _ d e l a y s [ ’SRnEXP ’ ] ) − w o r s t _ p a t h _ d e l a y s [ i t em ] − 5 . 2 5
132 e l i f i t em i s ’WAnMANT’ : d e l a y _ n e e d e d [ i t em ] = 0
133 e l i f i t em i s ’WAnMAG’ : d e l a y _ n e e d e d [ i t em ] = 0
134 e l i f i t em i s ’WAn’ : d e l a y _ n e e d e d [ i t em ] = c l k − ( ( w o r s t _ p a t h _ d e l a y s [ ’
WAnMANT’ ] − w o r s t _ p a t h _ d e l a y s [ ’WAnMAG’ ] ) / 2 ) − 8 e l s e :
d e l a y _ n e e d e d [ i t em ] = 0 i f ( d e l a y _ n e e d e d [ i t em ] < 0 ) :
d e l a y _ n e e d e d [ i t em ] = 0
135 # ######################
136
137 # #### Dete rmine B u f f e r s Needed t o Meet De lays #####
138 # B u f f e r s a r e a d j u s t e d above as p r e v i o u s l y s t a t e d and i n o p t i m i z e . py . No
changes needed h e r e .
139 b u f f e r s _ r e q = {}
140 f o r i t em i n p a t h s :
141 # Calc t h e b u f f e r s ( < which_buf >) r e q u i r e d t o meet d i f f e r e n c e i n d e l a y s
142 b u f f e r s _ r e q [ i t em ] = i n t ( c a l c _ b u f f e r ( which_buf , d e l a y _ n e e d e d [ i t em ] ) )
143 i f o p t i o n s . VERBOSE i s True :
90
144 p r i n t "%s b u f f e r s r e q u i r e d t o match %s t o t a l p a t h d e l a y o f %f i s : \ t%d "
% ( which_buf , i tem , d e l a y _ n e e d e d [ i t em ] , b u f f e r s _ r e q [ i t em ] )
145 # ################################################
146
147 # #### Wr i t e t o Outpu t F i l e s #####
148 # Wr i t e t o DELAY_BLOCK. v f i l e s
149 i f o p t i o n s . w r i t e _ d e l a y i s True :
150 f o r i t em i n p a t h s :
151 b u i l d _ s o u r c e ( pa th_module [ i t em ] , i tem , b u f f e r s _ r e q [ i t em ] , which_buf )
152
153 # Synth FMULT wi th new DELAY_BLOCK f i l e s
154 i f o p t i o n s . SYNTHESIZE_FMULT i s True : # Runs s y n t h e s i s on l a t e s t d e s i g n s .
Does n o t r e p o r t any e r r o r s . Does n o t s u p p r e s s s y n t h e s i s s c r i p t o u t p u t s .
155 r u n _ s y n t h e s i s ( ’ /FMULT’ )
156 # ##############################
157
158 # ####END OF SCRIPT#####
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balance_wave_tool.py:
1 # ! / u s r / b i n / py thon
2 # #### Packages #####
3 i m p o r t sys , g e t o p t # Used t o g rab s c r i p t a rgumen t s
4 from o p t p a r s e i m p o r t O p t i o n P a r s e r
5 i m p o r t os # Used t o g rab check f i l e p a t h s
6 i m p o r t o p e r a t o r # Used t o s o r t d i c t i o n a r i e s
7 # #################
8
9 # #### Too l s from o t h e r f i l e s #####
10 from b a l a n c e i m p o r t f i n d _ d e l a y # Used t o f i n d a r r i v a l t ime v a l u e i n
scan r e p o r t
11 from b a l a n c e i m p o r t r u n _ s y n t h e s i s # Used t o run s y n t h e s i s s c r i p t s
12 from b a l a n c e i m p o r t w r i t e _ c s v
13 from o p t i m i z e i m p o r t c a l c _ b u f f e r # Used t o c a l c min number o f b u f f e r s t o
meet p a t h d e l a y
14 from o p t i m i z e i m p o r t round_up
15 from b u i l d _ v e r i l o g _ s o u r c e i m p o r t b u i l d _ s o u r c e # Used t o b u i l d d e l a y
b l o c k s o u r c e f i l e s
16 # ###############################
17
18 # #### System Arguements #####
19 # Allows u s e r t o p r o v i d e t h e f o l l o w i n g a r g u e m e n t s when e x e c u t i n g t h e
s c r i p t :
20 # −v f o r ve rbose , e n a b l e s a l l p r i n t s t a t e m e n t s .
21 # −s s y n t h e s i z e s CSA blocks , t o g e n e r a t e t h e newes t s y n t h e s i s r e p o r t s
from which t o g rab v a l u e s from .
22 # −w w r i t e s t h e c a l c u l a t e d b u f f e r numbers t o t h e a p p r o p r i a t e DELAY_BLOCK
. v f i l e s .
23 # −x s y n t h e s i z e s WAVE_FMULT_ACCUM des ign , s a v e s t h e u s e r from ha v i ng t o
open a n o t h e r command window or s w i t c h i n g p a t h s .
24 # Example : " . / b a l a n c e _ t o o l . py −v "
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25 # G e n e r a t e s and p r i n t s , b u t does n o t w r i t e , c a l c u l a t e d d e l a y s and b u f f e r
s i z e s from l a s t s y n t h e s i z e d r e p o r t s .
26 # Example : " . / b a l a n c e _ t o o l . py −s −w"
27 # Re−s y n t h e s i z e s CSA b l o c k s and w r i t e s c a l c u l a t e d v a l u e s t o DELAY_BLOCK. v
f i l e s w i t h o u t p r i n t s t a t e m e n t s .
28
29 p a r s e r = O p t i o n P a r s e r ( ) p a r s e r . a d d _ o p t i o n ( "−v " , "−−v e r b o s e " ,
30 a c t i o n = " s t o r e _ t r u e " ,
31 d e s t = "VERBOSE" ,
32 d e f a u l t = F a l s e ,
33 h e l p = " Turn on p r i n t messages " )
34 p a r s e r . a d d _ o p t i o n ( "−s " , "−−s y t h e s i z e " ,
35 a c t i o n = " s t o r e _ t r u e " ,
36 d e s t = "SYNTHESIZE" ,
37 d e f a u l t = F a l s e ,
38 h e l p = " S y t h e s i z e modules i f d e s i g n s have changed " )
39 p a r s e r . a d d _ o p t i o n ( "−x " , "−−s y t h e s i z e _ w a v e _ f m u l t " ,
40 a c t i o n = " s t o r e _ t r u e " ,
41 d e s t = "SYTHESIZE_WAVE" ,
42 d e f a u l t = F a l s e ,
43 h e l p = " S y n t h e s i z e e n t i r e WAVE_FMULT d e s i g n " )
44 p a r s e r . a d d _ o p t i o n ( "−w" , "−−w r i t e " ,
45 a c t i o n = " s t o r e _ t r u e " ,
46 d e s t = " w r i t e _ d e l a y " ,
47 d e f a u l t = F a l s e ,
48 h e l p = " Wr i t e t o DELAY_BLOCK. v f i l e s " )
49 ( o p t i o n s , a r g s ) = p a r s e r . p a r s e _ a r g s ( )
50 # ##########################
51
52 # #### System C o n s t r a i n t s #####
53 # What i s t h e name of t h e b u f f e r i n tsmc 0 . 1 8 UM b e i n g used ?
54 # The s t r i n g e n t e r e d h e r e i s used t o w r i t e t h e DELAY_BLOCK. v f i l e s
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55 # Change on ly i f t h e b u f f e r b e i n g used i s changed .
56 # I f you change t h i s s t r i n g , make s u r e :
57 # t o add t h e b u f f e r name and b u f f e r d e l a y t o o p t i m i z e . py a t t h e end of
t h e f i l e .
58 # t o change t h e b u f f e r b e i n g used i n b u i l d _ v e r i l o g _ s o u r c e . py t o match
t h e b u f f e r you a r e e n t e r i n g .
59 # A d d i t i o n a l i n s t r u c t i o n s a r e shown a t t h e end of o p t i m i z e . py
60 which_buf = "CLKBUFX1"
61 # ###########################
62
63 # ####DICTIONARIES#####
64 # These d i c t i o n a r i e s d e f i n e p a t h s t r u c t u r e s . Do n o t modify u n l e s s
n e c e s s a r y .
65 # P a t h s t o b a l a n c e
66 p a t h s = [ ’CSA ’ , ’FMULT’ , ’DONE’ , ’ACCUM’ ]
67
68 # I d e n t i f y which module p a t h b e l o n g s t o
69 pa th_module = { "CSA" : "WAVE" , "FMULT" : "WAVE" , "DONE" : "WAVE" , "ACCUM"
: "WAVE" }
70 # #####################
71
72 # Change r o o t p a t h t o which d i r e c t o r y your FMULT modules a r e i n .
73 # I f t h i s p a t h i s c o r r e c t and t h e f o l d e r s t r u c t u r e o f t h e r e p o s i t o r y has
n o t changed t h e n e x t group of code w i l l run e v e r y t i m e w i t h o u t any
changes .
74 s c a n _ r e p o r t s = {}
75 r o o t _ p a t h = " / home / pxc3555 / pxc3555_grad_ppr "
76 w o r s t _ p a t h _ d e l a y s = {}
77
78 f o r i t em i n p a t h s :
79 i f o p t i o n s . SYNTHESIZE i s True : # Runs s y n t h e s i s on l a t e s t d e s i g n s . Does
n o t r e p o r t any e r r o r s . Does n o t s u p p r e s s s y n t h e s i s s c r i p t o u t p u t s .
94
80 i f pa th_module [ i t em ] i s "CSA" :
81 r u n _ s y n t h e s i s ( " /CSA" )
82 # G a t h e r s t h e f i l e p a t h s f o r t h e s y t h e s i s r e p o r t s .
83 i f i t em i s "CSA" :
84 s c a n _ r e p o r t s [ i t em ] = "%s " % r o o t _ p a t h + " /CSA" + " / r e p o r t / dc " + " /%
s_ t smc18_scan_dc . r p t " % i t em
85 e l i f i t em i s "FMULT" :
86 s c a n _ r e p o r t s [ i t em ] = "%s " % r o o t _ p a t h + " /FMULT/ r e p o r t / dc /
FMULT_tsmc18_scan_dc . r p t "
87 i f i t em n o t i n [ "DONE" , "ACCUM" ] :
88 i f os . p a t h . e x i s t s ( s c a n _ r e p o r t s [ i t em ] ) i s F a l s e :
89 p r i n t " \ " " + s c a n _ r e p o r t s [ i t em ] + " \ " " + " : \ tDNE"
90 e l s e :
91 i f o p t i o n s . VERBOSE i s True :
92 p r i n t " \ " " + s c a n _ r e p o r t s [ i t em ] + " \ " " + " : \ t E x i s t s "
93 # F i n d s a l l w o r s t c a s e p a t h s and s t o r e s i n a d i c t i o n a r y
94 t ime = f i n d _ d e l a y ( s c a n _ r e p o r t s [ i t em ] )
95 w o r s t _ p a t h _ d e l a y s [ i t em ] = t ime
96 i f o p t i o n s . VERBOSE i s True :
97 p r i n t " Worst p a t h d e l a y f o r %s i s " % i t em + " : \ t%f [ ns ] " %
w o r s t _ p a t h _ d e l a y s [ i t em ]
98
99 # F i n d s w o r s t c a s e p a t h i n w o r s t _ p a t h _ d e l a y s d i c t i o n a r y , does n o t r e t u r n
more t h a n one v a l u e i f e q u i v a l e n t .
100 w o r s t _ p a t h = max ( w o r s t _ p a t h _ d e l a y s . i t e r i t e m s ( ) , key = o p e r a t o r . i t e m g e t t e r
( 1 ) ) [ 0 ]
101
102 # #### I d e n t i f y Minimum Clock P e r i o d #####
103 c l k = 10 # [ ns ] d e t e r m i n e d by max FMULT f r e q u e n c y , e n t e r w h a t e v e r v a l u e
you want t o run WAVE_FMULT_ACCUM a t .
#######################################
104
95
105 # #### Ba lance P a t h s #####
106 # Here i s where a l l t h e f i n e−t u n i n g o f t h e d e l a y i s done . Code p r e s e n t
g i v e s you a good a p p r o x i m a t i o n however f i n e t u n i n g s h o u l d be done ( s e e
t h e end of each d e l a y _ n e e d e d [ i t em ] s t a t e m e n t ) .
107 # I t i s a d v i s e d t h a t v a l u e s shown a r e n o t changed d i r e c t l y .
108 # For example : t o a d j u s t CSA d e l a y by r e d u c i n g by 5 ns , append your
a d j u s t m e n t t o t h e end of t h e s t a t e m e n t :
109 # i f i t em i s ’CSA ’ :
110 # d e l a y _ n e e d e d [ i t em ] = c l k − w o r s t _ p a t h _ d e l a y s [ i t em ] + . 1 5 − 5
111 # Th i s e n s u r e s t h e o r i g i n a l d e s i g n v a l u e s a r e n o t f o r g o t t e n .
112
113 d e l a y _ n e e d e d = {}
114 f o r i t em i n p a t h s :
115 i f i t em i s ’CSA ’ : d e l a y _ n e e d e d [ i t em ] = c l k − w o r s t _ p a t h _ d e l a y s [ i t em ] +
. 1 5
116 e l i f i t em i s ’ACCUM’ : d e l a y _ n e e d e d [ i t em ] = c l k − ( 2 * w o r s t _ p a t h _ d e l a y s
[ ’CSA ’ ] ) + 3
117 e l i f i t em i s ’DONE’ : d e l a y _ n e e d e d [ i t em ] = ( c l k / 2 ) − 1 . 6 0
118 e l i f i t em i s ’FMULT’ : d e l a y _ n e e d e d [ i t em ] = 0
119 e l s e : d e l a y _ n e e d e d [ i t em ] = 0 i f ( d e l a y _ n e e d e d [ i t em ] < 0 ) :
d e l a y _ n e e d e d [ i t em ] = 0
120 # ######################
121
122 # #### Dete rmine B u f f e r s Needed t o Meet De lays #####
123 b u f f e r s _ r e q = {}
124 f o r i t em i n p a t h s :
125 # Calc t h e b u f f e r s ( < which_buf >) r e q u i r e d t o meet d i f f e r e n c e i n d e l a y s
126 b u f f e r s _ r e q [ i t em ] = i n t ( c a l c _ b u f f e r ( which_buf , d e l a y _ n e e d e d [ i t em ] ) )
127 i f o p t i o n s . VERBOSE i s True :
128 p r i n t "%s b u f f e r s r e q u i r e d t o match %s t o t a l p a t h d e l a y o f %f i s : \ t%d "
% ( which_buf , i tem , d e l a y _ n e e d e d [ i t em ] , b u f f e r s _ r e q [ i t em ] ) #
################################################
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129
130 # #### Wr i t e t o Outpu t F i l e s #####
131 # Wr i t e t o DELAY_BLOCK. v f i l e s
132 i f o p t i o n s . w r i t e _ d e l a y i s True :
133 f o r i t em i n p a t h s :
134 b u i l d _ s o u r c e ( pa th_module [ i t em ] , i tem , b u f f e r s _ r e q [ i t em ] , which_buf )
135
136 # Synth FMULT wi th new DELAY_BLOCK f i l e s
137 i f o p t i o n s . SYTHESIZE_WAVE i s True : # Runs s y n t h e s i s on l a t e s t d e s i g n s .
Does n o t r e p o r t any e r r o r s . Does n o t s u p p r e s s s y n t h e s i s s c r i p t o u t p u t s .
138 r u n _ s y n t h e s i s ( ’ /WAVE_FMULT_ACCUM’ )
139 # ##############################
140
141 # ####END OF SCRIPT#####
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balance.py:
1 # ! / u s r / b i n / py thon
2
3 i m p o r t os # Used t o g rab check f i l e p a t h s
4 i m p o r t r e # R e g u l a r e x p r e s s i o n s t o s e a r c h r e p o r t s
5 i m p o r t csv # Used t o c r e a t e CSV f i l e
6
7 # Given p a t h t o a s y t h e s i s r e p o r t s , f i n d _ d e l a y f i n d s l i n e wi th f i r s t
o c c u r a n c e o f " d a t a a r r i v a l t ime " and s t r i p s e v e r y t h i n g b u t t h e v a l u e
which i s c o n v e r t e d t o a f l o a t i n g p o i n t
8 d e f f i n d _ d e l a y ( p a t h ) :
9 wi th open ( pa th , ’ r ’ ) a s r e p o r t :
10 d a t a _ a r r i v a l _ t i m e = None
11 f o r l i n e i n r e p o r t :
12 i f d a t a _ a r r i v a l _ t i m e :
13 b r e a k
14 i f " d a t a a r r i v a l t ime " i n l i n e and d a t a _ a r r i v a l _ t i m e i s None :
15 d a t a _ a r r i v a l _ t i m e = f l o a t ( ( l i n e . s t r i p ( ’ d a t a a r r i v a l t ime
’ ) ) . s t r i p ( ’ \ n ’ ) )
16 r e t u r n d a t a _ a r r i v a l _ t i m e
17
18 d e f w r i t e _ c s v ( f i l e _ n a m e , d i c t i o n a r y ) :
19 p a t h = ’ / home / pxc3555 / pxc3555_grad_ppr /DELAY_BALANCE_TOOL/ csv / ’
20 w r i t e r = csv . w r i t e r ( open ( p a t h + f i l e _ n a m e , ’wb ’ ) )
21 f o r key , v a l u e i n d i c t i o n a r y . i t e m s ( ) :
22 w r i t e r . w r i t e r o w ( [ key , v a l u e ] )
23 r e t u r n
24
25 # Given module name , r u n s s y n t h e s i s s c r i p t f o r RTL and g a t e s d e f
26 r u n _ s y n t h e s i s ( module ) :
27 s t a r t _ p a t h = os . getcwd ( )
28 r o o t _ p a t h = " / home / pxc3555 / pxc3555_grad_ppr "
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29 os . c h d i r ( r o o t _ p a t h + module )
30 os . sys tem ( " . / syn . csh −b " )
31 os . c h d i r ( s t a r t _ p a t h )
32 r e t u r n
33
34 # ####END OF FILE #####
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build_verilog_source.py
1 # ! / u s r / b i n / py thon
2
3 # B u i l d v e r i l o g s o u r c e f i l e s g i v e n t h e p a t h t o b a l a n c e .
4 r o o t _ p a t h = " / home / pxc3555 / pxc3555_grad_ppr "
5
6 # F u n c t i o n t o b u i l d DELAY_BLOCK f o r <module >_< path > g i v e n p a r a m e t e r s : <
num_buf > of <buf >
7 d e f b u i l d _ s o u r c e ( module , p a t h s , num_BUF , buf ) :
8 i f module i s "FMULT" : # I f t h e module o f t h e p a t h i s FMULT
9 p a t h = r o o t _ p a t h + ’ /FMULT_%s / s r c /DELAY_BLOCK. v ’ % p a t h s
10 e l i f p a t h s i s "CSA" :
11 p a t h = r o o t _ p a t h + ’ / DEL_CSA / s r c /DELAY_BLOCK. v ’
12 e l i f p a t h s i s "ACCUM" :
13 p a t h = r o o t _ p a t h + ’ /DEL_ACCUM/ s r c /DELAY_BLOCK. v ’
14 e l i f p a t h s i s "DONE" :
15 p a t h = r o o t _ p a t h + ’ /DEL_DONE/ s r c /DELAY_BLOCK. v ’
16 e l i f p a t h s i s "FMULT" :
17 p r i n t "No d e l a y f o r FMULT"
18 r e t u r n
19 f i l e = open ( pa th , ’w’ )
20 l i n e s = [ ]
21 l i n e s . append ( ’ / / 1− b i t a c t i v e d e l a y compr i s ed o f v a r i a b l e s t a c k o f
CLKBUFX1\ n ’ )
22 l i n e s . append ( ’ module DELAY_BLOCK_%s ( ’ % p a t h s )
23 l i n e s . append ( ’ \ t i n , ’ )
24 l i n e s . append ( ’ \ t o u t ’ )
25 l i n e s . append ( ’ \ t ) ; \ n ’ )
26 l i n e s . append ( ’ i n p u t i n ; ’ )
27 l i n e s . append ( ’ o u t p u t o u t ; \ n ’ )
28 i f num_BUF == 0 :
100
29 l i n e s . append ( ’CLKBUFX1 BUF_1 \ t ( . A( i n ) , .Y( o u t ) ) ; ’ ) # CHANGE
BUFFER_NAME HERE TO MATCH THE ONE BEING USED IN b a l a n c e _ t o o l . py ,
b a l a n c e _ t o o l _ w a v e . py , AND o p t i m i z e . py
30 e l s e :
31 l i n e s . append ( ’ w i r e ’ )
32 f o r x i n r a n g e ( 1 , num_BUF−1) :
33 l i n e s . append ( ’ \ t tmp_%d , ’ % ( x ) )
34 l i n e s . append ( ’ \ t tmp_%d ; \ n ’ % ( num_BUF−1) )
35 l i n e s . append ( ’CLKBUFX1 BUF_1 \ t ( . A( i n ) , .Y( tmp_1 ) ) ; ’ ) # CHANGE
BUFFER_NAME HERE TO MATCH THE ONE BEING USED IN b a l a n c e _ t o o l . py ,
b a l a n c e _ t o o l _ w a v e . py , AND o p t i m i z e . py
36 f o r x i n r a n g e ( 3 , num_BUF+1) :
37 l i n e s . append ( ’CLKBUFX1 BUF_%d \ t ( . A( tmp_%d ) , .Y( tmp_%d ) ) ; ’ % ( ( x−1) ,
( x−2) , ( x−1) ) ) # CHANGE BUFFER_NAME HERE TO MATCH THE ONE BEING
USED IN b a l a n c e _ t o o l . py , b a l a n c e _ t o o l _ w a v e . py , AND o p t i m i z e . py
38 l i n e s . append ( ’CLKBUFX1 BUF_%d \ t ( . A( tmp_%d ) , .Y( o u t ) ) ; ’ % ( ( num_BUF ) , (
num_BUF−1) ) ) # CHANGE BUFFER_NAME HERE TO MATCH THE ONE BEING
USED IN b a l a n c e _ t o o l . py , b a l a n c e _ t o o l _ w a v e . py , AND o p t i m i z e . py
39 l i n e s . append ( ’ \ nendmodule / / DELAY_BLOCK’ )
40 f o r i t em i n l i n e s :
41 f i l e . w r i t e ( "%s \ n " % i t em )
42 r e t u r n
43
44 # ####END OF FILE #####
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optimize.py
1 # ! / u s r / b i n / py thon
2
3 i m p o r t math from b a l a n c e
4 i m p o r t w r i t e _ c s v
5
6 # Hardcodes v a l u e s t a k e n from TSMC 0 . 1 8um P r o c e s s 1.8−Vol t SAGE−X(TM)
S t a n d a r d C e l l L i b r a r y Databook
7 # Uses v a l u e s t o c a l c u l a t e p r o p a g a t i o n d e l a y i n f u n c t i o n c a l l e d by
b a l a n c e _ t o o l . py .
8 # V a r i a b l e d e f i n i t i o n s
9 # tTPD = t o t a l p r o p a g a t i o n d e l a y ( ns )
10 # t t y p i c a l = d e l a y a t t y p i c a l c o r n e r − 1 . 8V, 25 d e g r e e s C , t y p i c a l p r o c e s s
( ns )
11 # t i n t r i n s i c = d e l a y t h r o u g h t h e c e l l when t h e r e i s no o u t p u t l o a d ( ns )
12 # Kload = l o a d d e l a y m u l t i p l i e r ( ns / pF )
13 # Cload = t o t a l o u t p u t l o a d c a p a c i t a n c e ( pF )
14 # KProcess = p r o c e s s d e r a t i n g f a c t o r , where p r o c e s s i s slow , t y p i c a l , o r
f a s t
15 # KVolt = v o l t a g e d e r a t i n g f a c t o r ( / V)
16 # dVdd = Vdd − 1 . 8V
17 # KTemp = t e m p e r a t u r e d e r a t i n g f a c t o r ( / d e g r e e C)
18 # dT = j u n c t i o n t e m p e r a t u r e − 25 d e g r e e C
19
20 # E l e c t r i c a l S p e c i f i c a t i o n s
21 DC_Supply_Voltage = { # V
22 ’Minimum ’ : 1 . 6 2 ,
23 ’Maximum ’ : 1 . 9 8
24 }
25 dVdd = { # V
26 ’Minimum ’ : ( DC_Supply_Voltage [ ’Minimum ’ ] − 1 . 8 ) ,
27 ’Maximum ’ : ( DC_Supply_Voltage [ ’Maximum ’ ] − 1 . 8 )
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28 }
29 J u n c t i o n _ T e m p e r a t u r e = { # d e g r e e C
30 ’Minimum ’ : 0 ,
31 ’Maximum ’ : 125
32 }
33 dT = { # d e g r e e C
34 ’Minimum ’ : ( J u n c t i o n _ T e m p e r a t u r e [ ’Minimum ’ ] − 25) ,
35 ’Maximum ’ : ( J u n c t i o n _ T e m p e r a t u r e [ ’Maximum ’ ] − 25)
36 }
37
38 # D e r a t i n g F a c t o r s
39 KProcess = {
40 ’ s low ’ : 1 . 2 9 3 ,
41 ’ t y p i c a l ’ : 1 . 0 0 0 ,
42 ’ f a s t ’ : 0 . 781
43 }
44 KVolt = { # /V
45 ’ low ’ : −0.731 ,
46 ’ h igh ’ : −0.511
47 }
48 KTemp = { # / d e g r e e C
49 ’ low ’ : 0 . 0 0 1 3 7 ,
50 ’ h igh ’ : 0 .00123
51 }
52
53 # S t a g e s
54 S t a g e s = [ ’ s t a g e 1 ’ , ’ s t a g e 2 ’ , ’ s t a g e 3 ’ , ’ s t a g e 4 ’ , ’ s t a g e 5 ’ , ’ s t a g e 6 ’ , ’
s t a g e 7 ’ , ’ s t a g e 8 ’ ]
55
56 # B u f f e r s
57 I n v e r t e r s = [
58 ’INVXL ’ , ’INVX1 ’ ,
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59 ’INVX2 ’ , ’INVX3 ’ ,
60 ’INVX4 ’ , ’INVX8 ’ ,
61 ’INVX12 ’ , ’ INVX16 ’ ,
62 ’INVX20 ’ , ’CLKINVXL ’ ,
63 ’CLKINVX1 ’ , ’CLKINVX2 ’ ,
64 ’CLKINVX3 ’ , ’CLKINVX4 ’ ,
65 ’CLKINVX8 ’ , ’CLKINVX12 ’ ,
66 ’CLKINVX16 ’ , ’CLKINVX20 ’
67 ]
68 B u f f e r s = [
69 ’INVXL ’ , ’INVX1 ’ ,
70 ’INVX2 ’ , ’INVX3 ’ ,
71 ’INVX4 ’ , ’INVX8 ’ ,
72 ’INVX12 ’ , ’ INVX16 ’ ,
73 ’INVX20 ’ , ’CLKINVXL ’ ,
74 ’CLKINVX1 ’ , ’CLKINVX2 ’ ,
75 ’CLKINVX3 ’ , ’CLKINVX4 ’ ,
76 ’CLKINVX8 ’ , ’CLKINVX12 ’ ,
77 ’CLKINVX16 ’ , ’CLKINVX20 ’ ,
78 ’BUFXL ’ , ’BUFX1 ’ ,
79 ’BUFX2 ’ , ’BUFX3 ’ ,
80 ’BUFX4 ’ , ’BUFX8 ’ ,
81 ’BUFX12 ’ , ’BUFX16 ’ ,
82 ’BUFX20 ’ , ’CLKBUFXL’ ,
83 ’CLKBUFX1 ’ , ’CLKBUFX2 ’ ,
84 ’CLKBUFX3 ’ , ’CLKBUFX4 ’ ,
85 ’CLKBUFX8 ’ , ’CLKBUFX12 ’ ,
86 ’CLKBUFX16 ’ , ’CLKBUFX20 ’
87 ]
88
89 # He i gh t (uM)
90 H e i gh t = {
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91 ’INVXL ’ : 5 . 0 , ’INVX1 ’ : 5 . 0 ,
92 ’INVX2 ’ : 5 . 0 , ’INVX3 ’ : 5 . 0 ,
93 ’INVX4 ’ : 5 . 0 , ’INVX8 ’ : 5 . 0 4 ,
94 ’INVX12 ’ : 5 . 0 4 , ’ INVX16 ’ : 5 . 0 4 ,
95 ’INVX20 ’ : 5 . 0 4 , ’CLKINVXL ’ : 5 . 0 ,
96 ’CLKINVX1 ’ : 5 . 0 , ’CLKINVX2 ’ : 5 . 0 ,
97 ’CLKINVX3 ’ : 5 . 0 , ’CLKINVX4 ’ : 5 . 0 ,
98 ’CLKINVX8 ’ : 5 . 0 4 , ’CLKINVX12 ’ : 5 . 0 4 ,
99 ’CLKINVX16 ’ : 5 . 0 4 , ’CLKINVX20 ’ : 5 . 0 4 ,
100 ’BUFXL ’ : 5 . 0 , ’BUFX1 ’ : 5 . 0 ,
101 ’BUFX2 ’ : 5 . 0 , ’BUFX3 ’ : 5 . 0 ,
102 ’BUFX4 ’ : 5 . 0 , ’BUFX8 ’ : 5 . 0 ,
103 ’BUFX12 ’ : 5 . 0 , ’BUFX16 ’ : 5 . 0 ,
104 ’BUFX20 ’ : 5 . 0 , ’CLKBUFXL’ : 5 . 0 ,
105 ’CLKBUFX1 ’ : 5 . 0 , ’CLKBUFX2 ’ : 5 . 0 ,
106 ’CLKBUFX3 ’ : 5 . 0 , ’CLKBUFX4 ’ : 5 . 0 ,
107 ’CLKBUFX8 ’ : 5 . 0 , ’CLKBUFX12 ’ : 5 . 0 ,
108 ’CLKBUFX16 ’ : 5 . 0 , ’CLKBUFX20 ’ : 5 . 0
109 }
110
111 # Width (uM)
112 Width = {
113 ’INVXL ’ : 1 . 3 , ’INVX1 ’ : 1 . 3 ,
114 ’INVX2 ’ : 2 . 0 , ’INVX3 ’ : 2 . 6 ,
115 ’INVX4 ’ : 2 . 6 , ’INVX8 ’ : 3 . 9 6 ,
116 ’INVX12 ’ : 8 . 5 8 , ’ INVX16 ’ : 1 1 . 2 2 ,
117 ’INVX20 ’ : 1 2 . 5 4 , ’CLKINVXL ’ : 2 . 0 ,
118 ’CLKINVX1 ’ : 2 . 0 , ’CLKINVX2 ’ : 2 . 0 ,
119 ’CLKINVX3 ’ : 2 . 0 , ’CLKINVX4 ’ : 2 . 6 ,
120 ’CLKINVX8 ’ : 3 . 9 6 , ’CLKINVX12 ’ : 1 2 . 5 4 ,
121 ’CLKINVX16 ’ : 1 6 . 5 0 , ’CLKINVX20 ’ : 1 9 . 1 4 ,
122 ’BUFXL ’ : 2 . 6 , ’BUFX1 ’ : 2 . 6 ,
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123 ’BUFX2 ’ : 2 . 6 , ’BUFX3 ’ : 2 . 6 ,
124 ’BUFX4 ’ : 3 . 3 , ’BUFX8 ’ : 5 . 9 ,
125 ’BUFX12 ’ : 6 . 6 , ’BUFX16 ’ : 8 . 6 ,
126 ’BUFX20 ’ : 1 0 . 6 , ’CLKBUFXL’ : 2 . 6 ,
127 ’CLKBUFX1 ’ : 2 . 6 , ’CLKBUFX2 ’ : 2 . 6 ,
128 ’CLKBUFX3 ’ : 2 . 6 , ’CLKBUFX4 ’ : 3 . 3 ,
129 ’CLKBUFX8 ’ : 4 . 6 , ’CLKBUFX12 ’ : 1 0 . 6 ,
130 ’CLKBUFX16 ’ : 1 2 . 5 , ’CLKBUFX20 ’ : 1 5 . 8
131 }
132
133 # Area (uM)
134 Area = {}
135 f o r i t em i n B u f f e r s :
136 Area [ i t em ] = ( He i gh t [ i t em ] * Width [ i t em ] )
137
138 # AC Power : Power (uW/MHz)
139 Power = {
140 ’INVXL ’ : 0 . 0 0 8 7 , ’INVX1 ’ : 0 . 0 1 1 4 ,
141 ’INVX2 ’ : 0 . 0 2 0 9 , ’INVX3 ’ : 0 . 0 3 1 5 ,
142 ’INVX4 ’ : 0 . 0 3 7 8 , ’INVX8 ’ : 0 . 0 7 7 5 ,
143 ’INVX12 ’ : 0 . 1 6 6 5 , ’ INVX16 ’ : 0 . 2 2 5 0 ,
144 ’INVX20 ’ : 0 . 2 8 0 4 , ’CLKINVXL ’ : 0 . 0 0 8 8 ,
145 ’CLKINVX1 ’ : 0 . 0 1 0 4 , ’CLKINVX2 ’ : 0 . 0 1 8 3 ,
146 ’CLKINVX3 ’ : 0 . 0 2 6 4 , ’CLKINVX4 ’ : 0 . 0 3 2 2 ,
147 ’CLKINVX8 ’ : 0 . 0 6 9 5 , ’CLKINVX12 ’ : 0 . 2 3 9 8 ,
148 ’CLKINVX16 ’ : 0 . 3 2 0 4 , ’CLKINVX20 ’ : 0 . 3 9 5 2 ,
149 ’BUFXL ’ : 0 . 0 1 4 6 , ’BUFX1 ’ : 0 . 0 1 6 8 ,
150 ’BUFX2 ’ : 0 . 0 2 8 3 , ’BUFX3 ’ : 0 . 0 3 7 4 ,
151 ’BUFX4 ’ : 0 . 0 4 8 1 , ’BUFX8 ’ : 0 . 0 9 2 0 ,
152 ’BUFX12 ’ : 0 . 1 4 0 1 , ’BUFX16 ’ : 0 . 1 8 4 5 ,
153 ’BUFX20 ’ : 0 . 2 1 8 6 , ’CLKBUFXL’ : 0 . 0 1 5 9 ,
154 ’CLKBUFX1 ’ : 0 . 0 2 0 1 , ’CLKBUFX2 ’ : 0 . 0 2 4 6 ,
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155 ’CLKBUFX3 ’ : 0 . 0 2 9 8 , ’CLKBUFX4 ’ : 0 . 0 3 7 7 ,
156 ’CLKBUFX8 ’ : 0 . 0 7 5 4 , ’CLKBUFX12 ’ : 0 . 1 7 7 8 ,
157 ’CLKBUFX16 ’ : 0 . 2 3 9 4 , ’CLKBUFX20 ’ : 0 .2860
158 }
159
160 # Pin C a p a c i t a n c e : C a p a c i t a n c e ( pF )
161 C a p a c i t a n c e = {
162 ’INVXL ’ : 0 . 0 0 2 6 , ’INVX1 ’ : 0 . 0 0 3 6 ,
163 ’INVX2 ’ : 0 . 0 0 7 0 , ’INVX3 ’ : 0 . 0 1 0 0 ,
164 ’INVX4 ’ : 0 . 0 1 2 9 , ’INVX8 ’ : 0 . 0 2 6 7 ,
165 ’INVX12 ’ : 0 . 0 0 6 7 , ’ INVX16 ’ : 0 . 0 0 8 8 ,
166 ’INVX20 ’ : 0 . 0 1 0 9 , ’CLKINVXL ’ : 0 . 0 0 2 6 ,
167 ’CLKINVX1 ’ : 0 . 0 0 3 1 , ’CLKINVX2 ’ : 0 . 0 0 5 8 ,
168 ’CLKINVX3 ’ : 0 . 0 0 8 4 , ’CLKINVX4 ’ : 0 . 0 1 0 8 ,
169 ’CLKINVX8 ’ : 0 . 0 2 2 8 , ’CLKINVX12 ’ : 0 . 0 0 6 9 ,
170 ’CLKINVX16 ’ : 0 . 0 0 8 7 , ’CLKINVX20 ’ : 0 . 0 1 0 7 ,
171 ’BUFXL ’ : 0 . 0 0 2 1 , ’BUFX1 ’ : 0 . 0 0 2 1 ,
172 ’BUFX2 ’ : 0 . 0 0 3 2 , ’BUFX3 ’ : 0 . 0 0 4 3 ,
173 ’BUFX4 ’ : 0 . 0 0 5 6 , ’BUFX8 ’ : 0 . 0 1 0 7 ,
174 ’BUFX12 ’ : 0 . 0 1 6 0 , ’BUFX16 ’ : 0 . 0 2 1 1 ,
175 ’BUFX20 ’ : 0 . 0 2 6 5 , ’CLKBUFXL’ : 0 . 0 0 1 9 ,
176 ’CLKBUFX1 ’ : 0 . 0 0 3 3 , ’CLKBUFX2 ’ : 0 . 0 0 2 9 ,
177 ’CLKBUFX3 ’ : 0 . 0 0 3 2 , ’CLKBUFX4 ’ : 0 . 0 0 4 0 ,
178 ’CLKBUFX8 ’ : 0 . 0 0 7 8 , ’CLKBUFX12 ’ : 0 . 0 1 8 9 ,
179 ’CLKBUFX16 ’ : 0 . 0 2 2 5 , ’CLKBUFX20 ’ : 0 .0311
180 }
181
182 # Delays @ 25 d e g r e e s C , 1 . 8V, T y p i c a l P r o c e s s : I n t r i n s i c Delay ( ns )
183 De lay_h igh = {
184 ’INVXL ’ : 0 . 0 2 3 , ’INVX1 ’ : 0 . 0 2 3 ,
185 ’INVX2 ’ : 0 . 0 2 0 , ’INVX3 ’ : 0 . 0 2 2 ,
186 ’INVX4 ’ : 0 . 0 1 8 , ’INVX8 ’ : 0 . 0 1 8 ,
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187 ’INVX12 ’ : 0 . 1 2 2 , ’ INVX16 ’ : 0 . 1 1 9 ,
188 ’INVX20 ’ : 0 . 1 1 7 , ’CLKINVXL ’ : 0 . 0 2 4 ,
189 ’CLKINVX1 ’ : 0 . 0 2 2 , ’CLKINVX2 ’ : 0 . 0 1 7 ,
190 ’CLKINVX3 ’ : 0 . 0 1 6 , ’CLKINVX4 ’ : 0 . 0 1 5 ,
191 ’CLKINVX8 ’ : 0 . 0 1 7 , ’CLKINVX12 ’ : 0 . 1 4 4 ,
192 ’CLKINVX16 ’ : 0 . 1 4 2 , ’CLKINVX20 ’ : 0 . 1 3 9 ,
193 ’BUFXL ’ : 0 . 0 5 2 , ’BUFX1 ’ : 0 . 0 6 5 ,
194 ’BUFX2 ’ : 0 . 0 5 8 , ’BUFX3 ’ : 0 . 0 5 6 ,
195 ’BUFX4 ’ : 0 . 0 5 3 , ’BUFX8 ’ : 0 . 0 4 9 ,
196 ’BUFX12 ’ : 0 . 0 5 0 , ’BUFX16 ’ : 0 . 0 5 0 ,
197 ’BUFX20 ’ : 0 . 0 4 9 , ’CLKBUFXL’ : 0 . 0 5 0 ,
198 ’CLKBUFX1 ’ : 0 . 0 5 6 , ’CLKBUFX2 ’ : 0 . 0 6 4 ,
199 ’CLKBUFX3 ’ : 0 . 0 7 1 , ’CLKBUFX4 ’ : 0 . 0 7 3 ,
200 ’CLKBUFX8 ’ : 0 . 0 6 7 , ’CLKBUFX12 ’ : 0 . 0 6 5 ,
201 ’CLKBUFX16 ’ : 0 . 0 6 9 , ’CLKBUFX20 ’ : 0 .064
202 }
203 Delay_low = {
204 ’INVXL ’ : 0 . 0 1 5 , ’INVX1 ’ : 0 . 0 1 4 ,
205 ’INVX2 ’ : 0 . 0 1 2 , ’INVX3 ’ : 0 . 0 1 3 ,
206 ’INVX4 ’ : 0 . 0 1 1 , ’INVX8 ’ : 0 . 0 1 2 ,
207 ’INVX12 ’ : 0 . 1 1 9 , ’ INVX16 ’ : 0 . 1 1 3 ,
208 ’INVX20 ’ : 0 . 1 1 0 , ’CLKINVXL ’ : 0 . 0 2 0 ,
209 ’CLKINVX1 ’ : 0 . 0 1 9 , ’CLKINVX2 ’ : 0 . 0 1 7 ,
210 ’CLKINVX3 ’ : 0 . 0 1 5 , ’CLKINVX4 ’ : 0 . 0 1 5 ,
211 ’CLKINVX8 ’ : 0 . 0 1 7 , ’CLKINVX12 ’ : 0 . 1 3 7 ,
212 ’CLKINVX16 ’ : 0 . 1 4 8 , ’CLKINVX20 ’ : 0 . 1 4 3 ,
213 ’BUFXL ’ : 0 . 0 7 4 , ’BUFX1 ’ : 0 . 0 8 4 ,
214 ’BUFX2 ’ : 0 . 0 8 3 , ’BUFX3 ’ : 0 . 0 8 2 ,
215 ’BUFX4 ’ : 0 . 0 7 7 , ’BUFX8 ’ : 0 . 0 7 4 ,
216 ’BUFX12 ’ : 0 . 0 7 4 , ’BUFX16 ’ : 0 . 0 7 3 ,
217 ’BUFX20 ’ : 0 . 0 7 1 , ’CLKBUFXL’ : 0 . 1 0 6 ,
218 ’CLKBUFX1 ’ : 0 . 0 5 9 , ’CLKBUFX2 ’ : 0 . 0 7 9 ,
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219 ’CLKBUFX3 ’ : 0 . 0 8 6 , ’CLKBUFX4 ’ : 0 . 0 8 4 ,
220 ’CLKBUFX8 ’ : 0 . 0 7 9 , ’CLKBUFX12 ’ : 0 . 0 7 5 ,
221 ’CLKBUFX16 ’ : 0 . 0 7 8 , ’CLKBUFX20 ’ : 0 .073
222 }
223
224 # Delays @ 25 d e g r e e s C , 1 . 8V, T y p i c a l P r o c e s s : Kload ( ns / pF )
225 De lay_mul t_h igh = {
226 ’INVXL ’ : 6 . 2 2 9 , ’INVX1 ’ : 4 . 5 1 2 ,
227 ’INVX2 ’ : 2 . 2 5 6 , ’INVX3 ’ : 1 . 5 0 7 ,
228 ’INVX4 ’ : 1 . 1 3 7 , ’INVX8 ’ : 0 . 5 1 9 ,
229 ’INVX12 ’ : 0 . 3 4 6 , ’ INVX16 ’ : 0 . 2 6 0 ,
230 ’INVX20 ’ : 0 . 2 0 8 , ’CLKINVXL ’ : 5 . 7 2 3 ,
231 ’CLKINVX1 ’ : 4 . 5 0 9 , ’CLKINVX2 ’ : 2 . 2 5 4 ,
232 ’CLKINVX3 ’ : 1 . 5 0 4 , ’CLKINVX4 ’ : 1 . 1 1 6 ,
233 ’CLKINVX8 ’ : 0 . 5 1 8 , ’CLKINVX12 ’ : 0 . 2 0 9 ,
234 ’CLKINVX16 ’ : 0 . 1 5 7 , ’CLKINVX20 ’ : 0 . 1 2 6 ,
235 ’BUFXL ’ : 6 . 2 3 2 , ’BUFX1 ’ : 4 . 5 1 4 ,
236 ’BUFX2 ’ : 2 . 2 4 8 , ’BUFX3 ’ : 1 . 4 9 7 ,
237 ’BUFX4 ’ : 1 . 1 2 4 , ’BUFX8 ’ : 0 . 5 5 4 ,
238 ’BUFX12 ’ : 0 . 3 7 0 , ’BUFX16 ’ : 0 . 2 7 7 ,
239 ’BUFX20 ’ : 0 . 2 2 2 , ’CLKBUFXL’ : 4 . 0 8 3 ,
240 ’CLKBUFX1 ’ : 4 . 1 6 0 , ’CLKBUFX2 ’ : 2 . 2 4 7 ,
241 ’CLKBUFX3 ’ : 1 . 5 4 9 , ’CLKBUFX4 ’ : 1 . 1 2 5 ,
242 ’CLKBUFX8 ’ : 0 . 5 5 5 , ’CLKBUFX12 ’ : 0 . 2 2 2 ,
243 ’CLKBUFX16 ’ : 0 . 1 7 1 , ’CLKBUFX20 ’ : 0 .139
244 }
245 Delay_mul t_ low = {
246 ’INVXL ’ : 3 . 2 3 7 , ’INVX1 ’ : 2 . 4 0 1 ,
247 ’INVX2 ’ : 1 . 1 9 5 , ’INVX3 ’ : 0 . 7 9 8 ,
248 ’INVX4 ’ : 0 . 5 9 8 , ’INVX8 ’ : 0 . 3 5 6 ,
249 ’INVX12 ’ : 0 . 2 4 0 , ’ INVX16 ’ : 0 . 1 8 0 ,
250 ’INVX20 ’ : 0 . 1 4 4 , ’CLKINVXL ’ : 4 . 3 6 7 ,
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251 ’CLKINVX1 ’ : 3 . 6 4 9 , ’CLKINVX2 ’ : 2 . 2 5 1 ,
252 ’CLKINVX3 ’ : 1 . 3 9 4 , ’CLKINVX4 ’ : 1 . 0 5 9 ,
253 ’CLKINVX8 ’ : 0 . 6 2 7 , ’CLKINVX12 ’ : 0 . 2 4 0 ,
254 ’CLKINVX16 ’ : 0 . 1 8 0 , ’CLKINVX20 ’ : 0 . 1 4 4 ,
255 ’BUFXL ’ : 3 . 2 9 4 , ’BUFX1 ’ : 2 . 4 3 0 ,
256 ’BUFX2 ’ : 1 . 2 0 9 , ’BUFX3 ’ : 0 . 8 0 9 ,
257 ’BUFX4 ’ : 0 . 6 0 5 , ’BUFX8 ’ : 0 . 3 0 4 ,
258 ’BUFX12 ’ : 0 . 2 0 3 , ’BUFX16 ’ : 0 . 1 5 1 ,
259 ’BUFX20 ’ : 0 . 1 2 2 , ’CLKBUFXL’ : 4 . 2 2 5 ,
260 ’CLKBUFX1 ’ : 4 . 1 7 6 , ’CLKBUFX2 ’ : 2 . 2 6 0 ,
261 ’CLKBUFX3 ’ : 1 . 4 0 3 , ’CLKBUFX4 ’ : 1 . 0 6 5 ,
262 ’CLKBUFX8 ’ : 0 . 5 0 2 , ’CLKBUFX12 ’ : 0 . 2 0 3 ,
263 ’CLKBUFX16 ’ : 0 . 1 5 6 , ’CLKBUFX20 ’ : 0 .121
264 }
265
266 t t y p i c a l _ h i g h = {}
267 t t y p i c a l _ l o w = {}
268 t t y p i c a l _ a v g = {}
269 tTPD_high = {}
270 tTPD_low = {}
271 tTPD_avg = {}
272 t T P D _ d i f f = {}
273
274 f o r i t em i n B u f f e r s :
275 t t y p i c a l _ h i g h [ i t em ] = ( De lay_h igh [ i t em ] + ( De lay_mul t_h igh [ i t em ] *
C a p a c i t a n c e [ i t em ] ) ) t t y p i c a l _ l o w [ i t em ] = ( Delay_low [ i t em ] + (
Delay_mul t_ low [ i t em ] * C a p a c i t a n c e [ i t em ] ) )
276 t t y p i c a l _ a v g [ i t em ] = ( ( ( De lay_h igh [ i t em ] + Delay_low [ i t em ] ) / 2 ) + ( ( (
De l ay_mul t_h igh [ i t em ] + Delay_mul t_ low [ i t em ] ) / 2 ) * C a p a c i t a n c e [ i t em ] )
) tTPD_high [ i t em ] = ( KProcess [ ’ t y p i c a l ’ ] * (1 + ( ( ( KVolt [ ’ h igh ’ ]
+ KVolt [ ’ low ’ ] ) / 2 ) * ( ( dVdd [ ’Maximum ’ ] + dVdd [ ’Minimum ’ ] ) / 2 ) ) ) *
(1 + ( (KTemp[ ’ h igh ’ ] + KTemp[ ’ low ’ ] ) / 2 ) * ( ( dT [ ’Maximum ’ ] + dT [ ’
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Minimum ’ ] ) / 2 ) ) * t t y p i c a l _ h i g h [ i t em ] )
277 tTPD_low [ i t em ] = ( KProcess [ ’ t y p i c a l ’ ] * (1 + ( ( ( KVolt [ ’ h igh ’ ] + KVolt [
’ low ’ ] ) / 2 ) * ( ( dVdd [ ’Maximum ’ ] + dVdd [ ’Minimum ’ ] ) / 2 ) ) ) * (1 + ( (
KTemp[ ’ h igh ’ ] + KTemp[ ’ low ’ ] ) / 2 ) * ( ( dT [ ’Maximum ’ ] + dT [ ’Minimum ’ ] )
/ 2 ) ) * t t y p i c a l _ l o w [ i t em ] )
278 t T P D _ d i f f [ i t em ] = abs ( tTPD_high [ i t em ] − tTPD_low [ i t em ] ) tTPD_avg [ i t em ]
= ( tTPD_high [ i t em ] + tTPD_low [ i t em ] ) / 2
279
280 # Given a b u f f e r ( < which_buf >) i n d i c t i o n a r y " B u f f e r s " and t h e d e l a y
r e q u i r e d t o be met ( < de lay >) , r e t u r n t h e minimum number o f <which_buf >
r e q u i r e d t o meet < de lay > assuming an a v e r a g e p r o p a g a t i o n d e l a y .
281 d e f c a l c _ b u f f e r ( which_buf , d e l a y ) : # r e t u r n round_up ( d e l a y / tTPD_avg
[ which_buf ] )
282 r e t u r n round_up ( d e l a y / tTPD_low [ which_buf ] )
283
284 # Given a f l o a t , f u n c t i o n ro und s up t o n e a r e s t i n t .
285 d e f round_up ( f l t ) :
286 r e t u r n math . c e i l ( f l t ) i f f l t > 0 . 0 e l s e math . f l o o r ( f l t )
287
288 # ####CUSTOM BUFFERS#####
289 # To add a custom b u f f e r ( <BUFFER_NAME>) and custom b u f f e r d e l a y ( <
DELAY_VALUE>) add t h e f o l l o w i n g l i n e below t h e s e comments a s shown i n
t h e comment below .
290 # tTPD_avg [ <BUFFER_NAME>] = <DELAY_VALUE>
291
292 # ####END OF FILE #####
